Datasheet
Place C9 and
C10 (VSYS) as
close to L2 as
possible with
short connection
to ground.
Place C2 and C3
as close to the IC
as possible.
Connection C2-
[A3] and C3-[A2]
must not be in
any current path
and should be
kept as short as
possible. Traces
should connect
directly to sense
resistor R5.
Pins [A1] and
[A2] must not be
shorted at the IC
but routed
separately to R5.
Keep [C1], [C2],
[C3] (SWC) to L2
Keep C6-[E6]
trace shielded
from SWL node
to avoid noise
coupling.
Place L1 as
close to the IC as
possible. Keep
traces between
L1, D1 and [F6]
short and wide.
Max trace current
is 700mA.
Place C1 close to
D1 and keep
trace short and
Place C8 as
close to the IC as
possible. Max
trace current is
60mA.
Place input
capacitor C7
(VBUS) as close
C4 should be
placed close to
the IC.Trace
current is low
<1mA.)
Place C12
(PMID) as close
to the IC as
possible. Max
trace current is
Keep [C1], [C2],
[C3] (SWC) to L2
connection short
and wide. Adding
vias is OK. Max
trace current is
2A.
Keep VSYS to L1
connection short
and wide. Max
trace current is
700mA.
TPS65200
www.ti.com
SLVSA48 –APRIL 2010
Figure 60. TOP: Top Layer PCB Layout. BOTTOM: Bottom Layer PCB Layout.
Copyright © 2010, Texas Instruments Incorporated Submit Documentation Feedback 41
Product Folder Link(s): TPS65200