Datasheet
POWER DOWN
HiZ
ADAPTOR
DETECTION
CHARGE
CHARGE DONE
DELAY T
INT
BOOST
ANY CHARGER
STATE
OTG = Active || CH_EN[1:0] = 01
CH_EN[1:0] = 00
BOOST FAULT ||
CH_EN != 01 & OTG = not active
(CH_EN[1:0] = 10 || CH_EN[1:0] = 11) &
D+/D- detection done
TERM_EN = 1 &
I
TERM
detected &
V
CSOUT
> V
OREG
-V
RCH
V
CSOUT
< V
OREG
-V
RCH
&
CH_EN[1:0] = 10
V
CSOUT
> V
OREG
-V
RCH
V
VBUS
<V
IN(MIN)
V
VBUS
>V
IN(MIN)
V
VBUS
<V
IN(MIN)
(V
CSOUT
< V
OREG
-V
RCH
& CH_EN[1:0] = 11) ||
TERM_EN = 0
CHRCHI= 1
|| = OR
& = AND
(?) = rising edge
(?) = falling edge
ANY CHARGER
STATE
CHARGER FAULT ||
CH_EN[1:0] = 00 ||
V
BUS
< V
UVLO, VBUS
TPS65200
www.ti.com
SLVSA48 –APRIL 2010
Figure 46. State Diagram of USB Charger Circuit
The TPS65200 has three operation modes: charge mode, boost mode, and high impedance mode. In charge
mode, the TPS65200 supports a precision Li-ion or Li-polymer charging system for single-cell applications. In
boost mode, TPS65200 will boost the battery voltage to VBUS for powering attached OTG devices. In high
impedance mode, the TPS65200 charger stops charging or boosting and operates in a mode with very low
current from VBUS or battery, to effectively reduce the power consumption when the portable device is in
standby mode. Through carefully designed internal control circuits, TPS65200 achieves smooth transition
between different operation modes.
The global state diagram of the charger is shown in Figure 46 and the detailed charging algorithm in Figure 47.
HiZ mode is the default state of the charger where Q1, charger PWM and boost operation is turned off. If any
fault occurs during charging, the CH_EN[1:0] bits in the CONTROL register are reset to 00b (OFF), fault bits are
set in the INT2 register, an interrupt is issued on the INT pin, and HiZ mode is entered. Charging is re-initiated by
either host control or automatically if VBUS is power cycled.
Copyright © 2010, Texas Instruments Incorporated Submit Documentation Feedback 27
Product Folder Link(s): TPS65200