Datasheet

PRODUCTPREVIEW
TPS65186
SLVSB04 –JULY 2011 www.ti.com
TERMINAL
I/O DESCRIPTION
NAME NO.
N/C 9 Not internally connected
VIN 10 I Input power supply to general circuitry
N/C 11 Not internally connected
VCOM enable. Pull this pin high to enable the VCOM amplifier. When pin is pulled low
VCOM_CTRL 12 I
and VN is enabled, VCOM discharge is enabled.
N/C 13 Not internally connected
VCOM 14 I Filter pin for panel common-voltage driver
N/C 15 Not internally connected
VCOM_PWR 16 I Internal supply input pin to VCOM buffer. Connect to the output of DCDC2.
SCL 17 I Serial interface (I
2
C) clock input
SDA 18 I/O Serial interface (I
2
C) data input/output
N/C 19 Not internally connected
N/C 20 Not internally connected
N/C 21 Not internally connected
PWRUP 22 I Power-up pin. Pull this pin high to power-up all output rails.
Die substrate. Connect to VN (-16 V) with short, wide trace. Wide copper trace will
PBKG 23
improve heat dissipation.
Open drain power good output pin. Pin is pulled low when one or more rails are disabled
PWR_GOOD 24 O
or not in regulation. DCDC1, DCDC2, and VCOM have no effect on this pin.
VN_SW 25 O Inverting buck-boost converter switch out (DCDC2)
N/C 26 Not internally connected
VIN_P 27 I Input power supply to inverting buck-boost converter (DCDC2)
Feedback pin for inverting buck-boost converter (DCDC2) and supply for VNEG LDO and
VN 28 I
VEE charge pump
VEE_IN 29 I Input supply pin for negative charge pump (CP2) (VEE)
VEE_DRV 30 O Driver output pin for negative charge pump (CP2)
VEE_D 31 I Base voltage output pin for negative charge pump (CP2)
VEE_FB 32 I Feedback pin for negative charge pump (CP2)
PGND2 33 Power ground for CP1 (VDDH) and CP2 (VEE) charge pumps
VDDH_FB 34 I Feedback pin for positive charge pump (CP1)
VDDH_D 35 O Base voltage output pin for positive charge pump (CP1)
VDDH_DRV 36 O Driver output pin for positive charge pump (CP1)
VDDH_IN 37 I Input supply pin for positive charge pump (CP1)
N/C 38 Not internally connected
N/C 39 Not internally connected
VB_SW 40 O Boost converter switch out (DCDC1)
PGND1 41 Power ground for DCDC1
Feedback pin for boost converter (DCDC1) and supply for VPOS LDO and VDDH charge
VB 42 I
pump
VPOS_IN 43 I Input pin for LDO1 (VPOS)
VPOS 44 O Positive supply output pin for panel source drivers
VIN3P3 45 I Input pin to 3.3-V power switch
V3P3 46 O Output pin of 3.3-V power switch
Thermistor input pin. Connect a 10k NTC thermistor and a 43k linearization resistor
TS 47 I
between this pin and AGND.
AGND2 48 Reference point to external thermistor and linearization resistor
Power Pad, internally connected to PBKG. Connect to VN with short, wide trace. Wide
PowerPad N/A
copper trace will improve heat dissipation. PowerPad must not be connected to ground.
4 Copyright © 2011, Texas Instruments Incorporated