Datasheet

TPS65070, TPS65072, TPS65073
TPS650731, TPS650732, TPS650701, TPS650702, TPS650721
www.ti.com SLVS950G –JULY 2009–REVISED MAY 2013
ADRESULT_2. Register Address: 0Ah
ADRESULT_2 B7 B6 B5 B4 B3 B2 B1 BO
AD_BIT9
Bit name and function AD_BIT8
MSB
Default 0 0 0 0 0 0 x x
Set by signal
Default value loaded by: R R R R R R R R
Read/write
PGOOD. Register Address: 0Bh
PGOOD B7 B6 B5 B4 B3 B2 B1 BO
PGOOD PGOOD PGOOD PGOOD PGOOD PGOOD PGOOD
Bit name and function Reset
DELAY 1 DELAY 0 VDCDC1 VDCDC2 VDCDC3 LDO1 LDO2
Default for
x
–70, -73, -731, -732, - 1 1
701 ,-702
Default for TPS65072, -
x 0 0
721
PGOOD PGOOD PGOOD PGOOD PGOOD
Set by signal
VDCDC1 VDCDC2 VDCDC3 LDO1 LDO2
PGOOD PGOOD PGOOD PGOOD PGOOD
Default value loaded by:
VDCDC1 VDCDC2 VDCDC3 LDO1 LDO2
Read/write R R/W R/W R R R R R
Bit 7 Reset:
0 = indicates that the comparator input voltage is above the 1V threshold.
1 = indicates that the comparator input voltage is below the 1V threshold.
Bit 6..5 PGOOD DELAY 0,1 (sets the delay time of Reset and PGOOD output):
00 = delay is 20ms
01 = delay is 100ms
10 = delay is 200ms
11 = delay is 400ms
Bit 4 PGOOD VDCDC1:
0 = indicates that the VDCDC1 converter output voltage is below its target regulation voltage or
disabled.
1 = indicates that the VDCDC1 converter output voltage is within its nominal range.
Bit 3 PGOOD VDCDC2:
0 = indicates that the VDCDC2 converter output voltage is below its target regulation voltage or
disabled.
1 = indicates that the VDCDC2 converter output voltage is within its nominal range.
Copyright © 2009–2013, Texas Instruments Incorporated Submit Documentation Feedback 51
Product Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732 TPS650701 TPS650702
TPS650721