Datasheet

TPS65070, TPS65072, TPS65073
TPS650731, TPS650732, TPS650701, TPS650702, TPS650721
SLVS950G –JULY 2009–REVISED MAY 2013 www.ti.com
ADC CONVERTER
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
Input voltage range at AD_IN1 to AD_IN4 pin
For full scale measurement 0 2.25
(channel 0 to channel 3)
V
IN
Input voltage range internal channel 6 to channel 9 For full scale measurement 0 6 V
Input voltage range on channel4 (TS pin) and channel5 Unipolar measurement of charge current at pin
0 2.25
(ISET pin) ISET (voltage at ISET)
Iin AD_IN1 to AD_IN4 input current 0.1 4 μA
Cin Input capacitance at AD_IN1 to AD_IN4 15 pF
ADC resolution 10 Bits
Differential linearity error ±1 LSB
Offset error 1 5 LSB
Gain error ±8 LSB
Sampling time 220 μs
Conversion time 19 μs
Wait time after enable Time needed to stabilize the internal voltages 1.5 ms
includes current needed for I2C block 500 μA
Quiescent current, ADC enabled by I
2
C
Quiescent current, conversion ongoing 1 mA
Reference voltage output on pin BYPASS –1% 2.260 1% V
Output current on reference output pin BYPASS 0.1 mA
TOUCH SCREEN INTERFACE
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
V
TSREF
Voltage at internal voltage regulator for TSC 2.30 V
TOUCHSCREEN PANEL SPECIFICATIONS
Plate resistance X Specified by design 200 400 1200 Ω
Plate resistance Y Specified by design 200 400 1200 Ω
Resistance between plates contact 180 400 1000 Ω
Resistance between plates pressure 180 400 1000 Ω
Settling time Position measurement; 400 Ω, 100 pF 5.5 μs
Capacitance between plates 2 10 nF
Total capacitance at pins TSX1,TSX2,TSY1,TSY2 to GND 100 pF
internal TSC reference resistance 20.9 22 23.1 kΩ
SWITCH MATRIX SPECIFICATIONS
Tgate resistance Specified by design 111 160 230 Ω
PMOS resistance Specified by design 20 Ω
NMOS resistance Specified by design 20 Ω
in TSC standby mode with TSC_M[2..0] =
Quiescent supply current 10 μA
101
POWER PATH
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
QUIESCENT CURRENT
Current into AC or USB, AC or USB selected,
I
QSPP1
Quiescent current, AC or USB mode 20 μA
no load at SYS
INPUT SUPPLY
Minimum battery voltage for BAT SWITCH
V
BATMIN
No input power, BAT_SWITCH on 2.75 V
operation
AC detected when V(AC)–V(BAT) > VIN(DT) ;
VIN
(DT)
Input voltage detection threshold USB detected when 150 mV
V(USB)–V(BAT) > VIN(DT)
AC not detected when V(AC)–V(BAT) <
VIN
(NDT)
Input Voltage removal threshold VIN(NDT) ; USB not detected when 75 mV
V(USB)–V(BAT) < VIN(NDT)
Activated based on settings in CHGCONFIG3
I
DISCH
Internal discharge current at AC and USB input 95 μA
Bit 0 and Bit 7
10 Submit Documentation Feedback Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: TPS65070 TPS65072 TPS65073 TPS650731 TPS650732 TPS650701 TPS650702
TPS650721