Datasheet

TPS650250-Q1
www.ti.com SLVSAA7 –MARCH 2010
TYPICAL CHARACTERISTICS
Parameter Measurement Information
Graphs were taken using the EVM with the following inductor/output capacitor combinations:
CONVERTER INDUCTOR OUTPUT CAPACITOR OUTPUT CAPACITOR VALUE
DCDC1 VLCF4020-3R3 C2012X5R0J226M 22mF
DCDC2 VLCF4020-2R2 C2012X5R0J226M 22mF
DCDC3 LPS3010-222 C2012X5R0J226M 22mF
Table of Graphs
FIGURE
h Efficiency VDCDC1 vs Load current PWM/PFM; V
O
= 3.3V Figure 1
h Efficiency VDCDC1 vs Load current PWM; V
O
= 3.3V Figure 2
h Efficiency VDCDC2 vs Load current PWM/PFM; V
O
= 1.8V Figure 3
h Efficiency VDCDC2 vs Load current PWM; V
O
= 1.8V Figure 4
h Efficiency VDCDC3 vs Load current PWM/PFM; V
O
= 1.3V Figure 5
h Efficiency VDCDC3 vs Load current PWM; V
O
= 1.3V Figure 6
Line transient response VDCDC1 Figure 7
Line transient response VDCDC2 Figure 8
Line transient response VDCDC3 Figure 9
Load transient response VDCDC1 Figure 10
Load transient response VDCDC2 Figure 11
Load transient response VDCDC3 Figure 12
Output voltage ripple DCDC2; PFM mode Figure 13
Output voltage ripple DCDC2; PWM mode Figure 14
Load regulation for Vdd_alive Figure 15
Start-up VDCDC1 to VDCDC3 Figure 16
Start-up LDO1 and LDO2 Figure 17
Copyright © 2010, Texas Instruments Incorporated Submit Documentation Feedback 13
Product Folder Link(s): TPS650250-Q1