Datasheet

TPS65000, TPS65001, TPS650001
TPS650003, TPS650006, TPS650061
SLVS810B –JUNE 2009–REVISED AUGUST 2010 www.ti.com
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
ORDERING INFORMATION
PART PACKAGE PACKAGE
T
A
PACKAGE OPTIONS SVS SSC ORDERING
(2)
NUMBER
(1)
DESIGNATOR MARKING
TPS65000 QFN 3×3 16 RTE LDO voltages N/A Included TPS65000RTE CFO
externally adjustable
DCDC converters
TPS65001 QFN 3×3 20 RUK Included Included TPS65001RUK CFQ
600mA, V
OUT
externally adjustable
LDO1 = 1.8V fixed,
LDO2 = 2.8V fixed,
TPS650001 QFN 3×3 16 RTE DCDC Converter N/A Included TPS650001RTE DAG
600MA, DCDC
VOUT = 1.2V fixed
LDO1 = 3.3V fixed,
LDO2 = 1.8V fixed,
–40°C to
TPS650003 QFN 3×3 16 RTE DCDC Converter N/A Included TPS650003RTE DAH
85°C
600MA, DCDC
VOUT = 1.5V fixed
LDO1 = 1.8V fixed,
LDO2 = 3.3V fixed,
TPS650006 QFN 3×3 16 RTE DCDC Converter N/A Included TPS650006RTE DAI
600MA, DCDC
VOUT = 1.2V fixed
LDO1 = 3.3V fixed,
LDO2 = 1.8V fixed,
TPS650061 QFN 3×3 20 RUK DCDC Converter 1A, Included Included TPS650061RUK DAJ
VOUT externally
adjustable
(1) TPS650001, TPS650003, and TPS650006 are spin versions of TPS65000. TPS650061 is a spin version of TPS65001. Different DCDC
current limits and fixed voltage outputs of the DCDC and LDOs are available. Please contact your Texas Instruments sales
representative for further information.
(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
website at www.ti.com.
ABSOLUTE MAXIMUM RATINGS
over operating free-air temperature range (unless otherwise noted)
(1)
MIN MAX UNIT
On all pins except AGND, PGND, EN_DCDC, VLDO1,
VLDO2, FB_LDO1, FB_LDO2, FB_DCDC pins with –0.3 7
Input voltage range V
respect to AGND
On EN_DCDC with respect to AGND -0.3 V
IN
+ 0.3, ≤ 7
Output voltage range On VLDO1, VLDO2, FB_LDO1, FB_LDO2, FB_DCDC -0.3 3.6 V
VINDCDC, SW, PGND, 1800 mA
Current VINLDO1/2, VLDO1/2, AGND 800 mA
at all other pins 1 mA
Continuous total power dissipation See dissipation rating table
Operating free-air temperature, T
A
-40 85 °C
Maximum junction temperature, T
J
125 °C
Storage temperature, T
stg
-65 150 °C
(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2 Submit Documentation Feedback Copyright © 2009–2010, Texas Instruments Incorporated
Product Folder Link(s): TPS65000 TPS65001 TPS650001 TPS650003 TPS650006 TPS650061