Datasheet

TPS63700
SLVS530C –SEPTEMBER 2005–REVISED JUNE 2013 www.ti.com
Compensation Capacitor
The control loop of the converter is completely compensated internally. However the internal feed-forward system
requires an external capacitor. A 4.7-nF capacitor at the COMP pin of the converter is recommended.
Layout Considerations
For all switching power supplies the layout is an important step in the design, especially at high peak currents
and high switching frequencies. If the layout is not carefully done, the regulator could show stability problems as
well as EMI problems. Therefore, use wide and short traces for the main current paths, and for the power-ground
tracks. The input and output capacitors should be placed as close as possible to the IC. The diode need to be
connected closest to the SW PIN to minimize parasitic inductance. For low noise operation small bypass
capacitors C
IN BP
and C
OUT BP
in the nF range can be added close to the IC.
The feedback divider should be placed as close as possible to the VREF pin of the IC. Use short traces when
laying out the control ground. Figure 19 shows the layout of the EVM board.
Figure 17. Layout Considerations, Top View
16 Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: TPS63700