Datasheet

DRV PACKAGE
(TOPVIEW)
MODE
FB
GND
SW
EN
VIN
1
2
3
6
5
4
r
P
owe
PAD
Zero-Pole
AMP.
Integrator
Error Amp
PFMComp
PWM
Comp .
VREF
Control
Stage
GateDriver
Anti
Shoot-Through
Current
LimitComparator
Current
LimitComparator
VREF
FB
VIN
GND
MODE
SW
EN
VIN
Softstart
VOUT RAMP
CONTROL
Thermal
Shutdown
Reference
0.6VVREF
Undervoltage
Lockout1.8V
HighSide
LowSide
Sawtooth
Generator
FB
MODE
GND
2.25MHz
Oscillator
TPS62590
SLVS897B –JANUARY 2009– REVISED APRIL 2011 www.ti.com
PIN ASSIGNMENTS
TERMINAL FUNCTIONS
TERMINAL
I/O DESCRIPTION
NAME NO.
VIN 5 PWR VIN power supply pin.
GND 6 PWR GND supply pin
This is the enable pin of the device. Pulling this pin to low forces the device into shutdown mode.
EN 4 I
Pulling this pin to high enables the device. This pin must be terminated.
This is the switch pin and is connected to the internal MOSFET switches. Connect the external
SW 1 OUT
inductor between this terminal and the output capacitor.
Feedback Pin for the internal regulation loop. Connect the external resistor divider to this pin. In
FB 3 I
case of fixed output voltage option, connect this pin directly to the output capacitor
MODE pin = high forces the device to operate in fixed-frequency PWM mode. Mode pin = low
MODE 2 I enables the Power Save Mode with automatic transition from PFM mode to fixed-frequency PWM
mode.
PwPd
Must be soldered to achieve appropriate power dissipation. Should be connected to GND.
( PowerPAD™)
FUNCTIONAL BLOCK DIAGRAM
4 Copyright © 2009–2011, Texas Instruments Incorporated