Datasheet

SW1
FB1
DEF_1
VIN2.5V – 6V
VIN
EN_1
EN_2
MODE/
DATA
TPS62420
GND
R11
R12
PowerPAD
R21
R22
SW2
ADJ2
C
10 F
IN
m
C
OUT2
C
33pF
ff2
L1
3.3 Hm
3.3 Hm
C
OUT2
L2
TPS62420, TPS62421
SLVS676C –JUNE 2006–REVISED JUNE 2010 www.ti.com
Connect the GND Pin of the device to the PowerPAD of the PCB and use this Pad as a star point. For each
converter use a common Power GND node and a different node for the Signal GND to minimize the effects of
ground noise. Connect these ground nodes together to the PowerPAD (star point) underneath the IC. Keep the
common path to the GND PIN, which returns the small signal components and the high current of the output
capacitors as short as possible to avoid ground noise. The output voltage sense lines (FB 1, ADJ2, DEF_1)
should be connected right to the output capacitor and routed away from noisy components and traces (e.g., SW
line). If the EasyScale interface is operated with high transmission rates, the MODE/DATA trace must be routed
away from the ADJ2 line to avoid capacitive coupling into the ADJ2 pin. A GND guard ring between the
MODE/DATA pin and ADJ2 pin avoids potential noise coupling.
Figure 36. Layout Diagram
28 Submit Documentation Feedback Copyright © 2006–2010, Texas Instruments Incorporated
Product Folder Link(s): TPS62420 TPS62421