Datasheet

SW1
FB1
DEF_1
VIN3V – 6V
VIN
EN_1
EN_2
MODE/
DATA
TPS62400
GND
R11
R12
L
1
PowerPAD
R21
R22
SW2
ADJ2
L
2
C
ff2
33pF
C
10 F
IN
m
3.3 Hm
C
OUT2
3.3 Hm
C
OUT1
TPS62400, TPS62401
TPS62402, TPS62403, TPS62404
www.ti.com SLVS681E –JUNE 2006–REVISED APRIL 2010
Connect the GND Pin of the device to the PowerPAD of the PCB and use this Pad as a star point. For each
converter use a common Power GND node and a different node for the signal GND to minimize the effects of
ground noise. Connect these ground nodes together to the PowerPAD (star point) underneath the IC. Keep the
common path to the GND PIN, which returns the small signal components and the high current of the output
capacitors, as short as possible to avoid ground noise. The output voltage sense lines (FB 1, DEF_1, ADJ2)
should be connected right to the output capacitor and routed away from noisy components and traces (e.g., SW1
and SW2 lines). If the EasyScale™ interface is operated with high transmission rates, the MODE/DATA trace
must be routed away from the ADJ2 line to avoid capacitive coupling into the ADJ2 pin. A GND guard ring
between the MODE/DATA pin and ADJ2 pin avoids potential noise coupling.
Figure 48. Layout Diagram
Copyright © 2006–2010, Texas Instruments Incorporated Submit Documentation Feedback 33
Product Folder Link(s): TPS62400 TPS62401 TPS62402 TPS62403 TPS62404