Datasheet

A1
B1
C1
D1
A2
B2
C2
D2
A3
B3
C3
D3
A4
B4
C4
D4
(TOP VIEW) (BOTTOM VIEW)
AVIN
EN
AGND
VDD
SCLSDA
VSEL0
VSEL1
SW SWSENSE+
SENSE-
VIN
PGND
PGND
PGND
A4
B4
C4
D4
A3
B3
C3
D3
A2
B2
C2
D2
A1
B1
C1
D1
TPS62360, TPS62361B
TPS62362, TPS62363
SLVSAU9C –MAY 2011–REVISED NOVEMBER 2012 www.ti.com
DEVICE INFORMATION
PIN ASSIGNMENTS
PIN FUNCTIONS
PIN
I/O DESCRIPTION
NAME NO.
AVIN A1 I Analog Supply Voltage Input.
AGND A2 – Analog Ground Connection.
EN B2 I Device Enable Logic Input. Logic HIGH enables the device, logic LOW disables the device and turns it into
shutdown. The pin must be terminated to either HIGH or LOW if the internal pull down resistor is deactivated.
VDD D1 I I
2
C Logic and Registers supply voltage. For resetting the internal registers, this connection must be pulled below
its UVLO level.
SCL D3 I/O I
2
C clock signal.
SDA D2 I/O I
2
C data signal.
VSEL0 C2 I
Output Settings Selection Logic Inputs. Predefined register settings can be chosen for setting output voltage and
mode. The pins must be terminated to logic HIGH or LOW if the internal pull down resistors are deactivated.
VSEL1 A3 I
B3 –
SW Inductor connection
B4
SENSE+ B1 I Positive Output Voltage Remote Sense. Must be connected closest to the load supply node.
SENSE– C1 I Negative Output Voltage Remote Sense. Must be connected closest to the load ground node.
VIN A4 I Power Supply Voltage Input.
C3 –
PGND C4 Power Ground Connection.
D4
8 Submit Documentation Feedback Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Links: TPS62360 TPS62361B TPS62362 TPS62363