Datasheet

TPS62360, TPS62361B
TPS62362, TPS62363
SLVSAU9C –MAY 2011–REVISED NOVEMBER 2012 www.ti.com
Register 0x01h Description: SET1
The register settings apply by choosing SET1 ( VSEL1 = LOW, VSEL0 = HIGH).
Table 17. TPS62360 Register 0x01h Description
REGISTER ADDRESS: 0x01h Read/Write
BIT NAME DEFAULT DESCRIPTION
MSB Operation mode for SET1
D7 MODE1 0 0 = PFM / PWM mode operation
1 = Forced PWM mode operation
D6 x Reserved for future use
Output voltage for SET1
D5 0
Default: (010111)
2
= 1.0V
D4 1 D5-D0 Output voltage
D3 0 00 0000 770 mV
00 0001 780 mV
OV1[5:0]
D2 1
00 0010 790 mV
. . . . . .
D1 1
11 1111 1400 mV
D0 LSB 1 V
OUT
= (xx xxxx)
2
× 10mV + 770 mV
Table 18. TPS62361B Register 0x01h Description
REGISTER ADDRESS: 0x01h Read/Write
BIT NAME DEFAULT DESCRIPTION
MSB Operation mode for SET1
D7 MODE1 0 0 = PFM / PWM mode operation
1 = Forced PWM mode operation
D6 1 Output voltage for SET1
Default: (1011010)
2
= 1.4V
D5 0
D4 1 D6-D0 Output voltage
D3 1 000 0000 500 mV
000 0001 510 mV
OV1[6:0]
D2 0
000 0010 520 mV
. . . . . .
D1 1
111 1111 1770 mV
D0 LSB 0 V
OUT
= (xxx xxxx)
2
× 10mV + 500 mV
40 Submit Documentation Feedback Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Links: TPS62360 TPS62361B TPS62362 TPS62363