Datasheet

GND
C
OUT
C
IN
V
OUT
V
IN
U
L
GND
R1
R2
C1
TPS62260, TPS62261
TPS62262, TPS62263
SLVS763D –JUNE 2007–REVISED FEBRUARY 2011 www.ti.com
Figure 40. Suggested Layout for Adjustable Output Voltage Version
As for all switching power supplies, the layout is an important step in the design. Proper function of the device
demands careful attention to PCB layout. Care must be taken in board layout to get the specified performance. If
the layout is not carefully done, the regulator could show poor line and/or load regulation, stability issues as well
as EMI problems. It is critical to provide a low inductance, impedance ground path. Therefore, use wide and
short traces for the main current paths. The input capacitor should be placed as close as possible to the IC pins
as well as the inductor and output capacitor.
Connect the GND Pin of the device to the PowerPAD™ land of the PCB and use this pad as a star point. Use a
common Power GND node and a different node for the Signal GND to minimize the effects of ground noise.
Connect these ground nodes together to the PowerPAD land (star point) underneath the IC. Keep the common
path to the GND PIN, which returns the small signal components and the high current of the output capacitors as
short as possible to avoid ground noise. The FB line should be connected right to the output capacitor and routed
away from noisy components and traces (e.g., SW line).
22 Submit Documentation Feedback © 2007–2011, Texas Instruments Incorporated
Product Folder Link(s): TPS62260 TPS62261 TPS62262 TPS62263