Datasheet

FUNCTIONAL BLOCK DIAGRAM
Zero-Pole
AMP.
Integrator
Error Amp .
PFMComp.
+1% Voltagepositioning
PWM
Comp.
VREF
Control
Stage
GateDriver
Anti
Shoot-Through
Current
LimitComparator
Current
LimitComparator
VREF +1%
FB
FB
VIN
GND
MODE
2.25 MHz
Oscillator
SW1
EN
VIN
Softstart
VOUT RAMP
CONTROL
Thermal
Shutdown
Reference
0.6VVREF
Undervoltage
Lockout 1.8V
Limit
HighSide
Limit
LowSide
Sawtooth
Generator
Int. Resistor
Network
FB
RI3
RI 1
RI..N
Mode
Onlyin 2x2SON
GND
TPS62250
SLVS842 – SEPTEMBER 2008 .......................................................................................................................................................................................... www.ti.com
TERMINAL FUNCTIONS
TERMINAL
NO.
I/O DESCRIPTION
NAME SON
2x2-6
V
IN
5 PWR VIN power supply pin.
GND 6 PWR GND supply pin
This is the enable pin of the device. Pulling this pin to low forces the device into shutdown mode. Pulling
EN 4 I
this pin to high enables the device. This pin must be terminated.
This is the switch pin and is connected to the internal MOSFET switches. Connect the external inductor
SW 1 OUT
between this terminal and the output capacitor.
Feedback Pin for the internal regulation loop. Connect the external resistor divider to this pin. In case of
FB 3 I
fixed output voltage option, connect this pin directly to the output capacitor
This pin is only available at SON package option. MODE pin = high forces the device to operate in fixed
MODE 2 I frequency PWM mode. MODE pin = low enables the Power Save Mode with automatic transition from
PFM mode to fixed frequency PWM mode.
4 Submit Documentation Feedback Copyright © 2008, Texas Instruments Incorporated
Product Folder Link(s): TPS62250