Datasheet

L
C
IN
C
OUT
R
2
R
1
C
FF
R
PG
GND
V
OUT
GND
V
IN
PG
V
OUT
EN
SGND
10.5 mm
7.9 mm
L
C
IN
C
OUT
R
2
R
1
C
FF
EN
FB
FB
GND
V
OUT
GND
V
IN
11.1mm
8.1mm
TPS62120
TPS62122
SLVSAD5 –JULY 2010 www.ti.com
Use a common Power GND node and a different node for the signal GND to minimize the effects of ground
noise. Keep the common path to the GND PIN, which returns the small signal components and the high current
of the output capacitors as short as possible to avoid ground noise. The FB divider network and the VOUT line
must be connected to the output capacitor. The VOUT pin of the converter should be connected via a short trace
to the output capacitor. The FB line must be routed away from noisy components and traces (e.g., SW line).
Figure 39. PCB Layout - DCN Package
Figure 40. PCB Layout - DRV Package
24 Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s): TPS62120 TPS62122