Datasheet

( )
OUT
IN OUT
IN
V
Efficiency(%) = × 100 I = 2 I Quiescent current was neglected.
2 × V
´
C2
TPS60150
www.ti.com SLVS888B –DECEMBER 2008– REVISED FEBRUARY 2011
(5)
PCB LAYOUT
Large transient currents flow in the VIN, VOUT, and GND traces. To minimize both input and output ripple, keep
the capacitors as close as possible to the regulator using short, direct circuit traces.
Figure 26. Recommended PCB Layout
© 2008–2011, Texas Instruments Incorporated Submit Documentation Feedback 13
Product Folder Link(s): TPS60150