Datasheet

5
9
8
7
6
5 4
3
2
1
1
1
1
7
6
8 9
1
1
1
1
2
3
1
N
o
t
u
s
e
d
T
P
1
9
C
2
8
2
2
0
n
F
R
2
1
2
0
0
k
T
P
1
7
C
1
6
0
.
3
3
u
F
R
7
4
2
.
2
k
R
4
1
3
0
R
5
T
P
7
C
1
4
1
0
0
p
F
5
4
.
9
R
3
1
C
2
7
T
P
1
8
R
2
5
4
T
P
5
T
P
8
C
1
5
2
.
2
1
R
1
5
2
.
2
1
R
1
1
R
2
1
0
R
1
9
2
.
2
1
C
1
7
1
u
F
T
P
6
R
1
3
0
T
P
1
2
C
2
5
R
1
0
+
C
1
8
4
7
0
u
F
+
4
7
0
u
F
C
2
1
T
P
1
0
C
2
6
1
0
0
p
F
8
.
4
5
k
R
6
T
P
1
R
1
7
1
.
5
k
1
5
.
4
k
R
8
T
P
2
C
3
4
.
7
u
F
R
9
2
.
2
1
T
P
1
3
C
4
1
0
u
F
R
1
2
0
T
P
1
5
C
6
1
0
u
F
T
P
1
1
R
1
8
1
0
u
F
C
7
C
2
2
1
0
u
F
C
9
1
0
u
F
C
1
1
C
1
3
1
n
F
R
2
4
3
0
9
k
R
2
6
0
R
T
2
1
0
0
k
1
5
.
4
k
R
2
3
4
.
1
2
k
R
2
2
1
6
9
k
R
1
4
C
2
3
1
u
F
C
1
2
2
0
n
F
T
P
1
6
C
2
4
1
u
F
1
0
0
k
R
T
1
2
.
2
u
F
C
2
0
.
3
6
u
H
L
2
T
P
4
T
P
3
T
P
1
4
+
C
2
0
4
7
0
u
F
T
P
9
1
5
0
k
R
1
6
R
1
7
1
0
.
0
k
R
2
0
1
0
u
F
C
5
1
0
u
F
C
8
1
0
u
F
C
1
0
0
.
3
6
u
H
L
1
C
1
2
1
n
F
G
P
U
O
S
R
/
U
S
R
s
e
l
e
c
t
i
o
n
:
S
e
e
s
h
e
e
t
5
C
P
U
O
S
R
/
U
S
R
s
e
l
e
c
t
i
o
n
:
S
e
e
s
h
e
e
t
5
G
P
U
O
C
P
s
e
l
e
c
t
i
o
n
:
S
e
e
s
h
e
e
t
5
C
P
U
O
C
P
s
e
l
e
c
t
i
o
n
:
S
e
e
s
h
e
e
t
5
G
P
U
S
w
i
t
c
h
i
n
g
f
r
e
q
u
e
n
c
y
s
e
l
e
c
t
i
o
n
:
S
e
e
s
h
e
e
t
5
C
P
U
S
w
i
t
c
h
i
n
g
f
r
e
q
u
e
n
c
y
s
e
l
e
c
t
i
o
n
:
S
e
e
s
h
e
e
t
5
C
P
U
t
h
r
i
d
p
h
a
s
e
:
S
e
e
s
h
e
e
t
2
G
P
U
p
h
a
s
e
:
S
e
e
s
h
e
e
t
3
+
C
1
9
4
7
0
u
F
C
P
U
a
n
d
G
P
U
C
o
n
t
r
o
l
,
1
s
t
a
n
d
2
n
d
P
h
a
s
e
C
P
U
V
C
O
R
E
T
P
S
5
9
6
4
0
R
S
L
Schematic www.ti.com
Note: Jumpers set to default locations; see Section 6 of this user’s guide.
4 Schematic
Figure 3. TPS59640EVM-751 Schematic (1 of 13)
8
Using the TPS59640EVM-751 IMVP-7, 3-Phase CPU/1-Phase GPU SVID SLUU796–January 2012
Power System
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated