Datasheet

1
1
1 1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
1
0
1
1 1
1
1
1
T
o
c
o
n
t
r
o
l
l
e
r
R
6
5
1
7
.
8
k
R
6
2
1
6
2
k
R
5
0
1
6
2
k
1
7
.
8
k
R
3
5
R
3
8
1
6
2
k
C
1
0
6
3
3
n
F
3
3
n
F
C
1
0
2
R
7
0
0
R
6
6
0
1
1
R
3
6
0
1
C
1
0
9
1
1
T
P
4
5
T
P
4
3
T
P
4
1
T
P
3
9
R
5
8
R
4
6
R
3
7
N
o
t
u
s
e
d
R
5
9
1
0
R
5
3
1
0
R
5
7
0
R
6
0
0
R
5
4
R
4
2
0
R
6
8
1
6
2
k
1
7
.
8
k
R
4
4
R
5
5
1
7
.
8
k
C
1
1
0
3
3
n
F
C
9
8
3
3
n
F
1
C
1
0
7
C
1
1
1
C
9
9
C
1
0
3
T
P
4
4
T
P
4
0
T
P
4
2
T
P
3
8
R
4
0
1
0
R
4
7
1
0
R
4
3
0
R
4
8
R
T
6
1
0
0
k
R
T
5
1
0
0
k
R
T
4
1
0
0
k
0
R
4
1
1
0
0
k
R
T
3
R
6
7
C
1
0
5
C
1
0
1
C
9
7
R
6
1
T
o
p
r
o
c
e
s
s
o
r
J
1
3
T
o
c
o
n
t
r
o
l
l
e
r
J
1
4
R
6
3
2
8
.
7
k
R
6
4
0
R
6
9
2
8
.
7
k
R
3
9
2
8
.
7
k
R
4
5
0
2
8
.
7
k
R
5
1
R
5
2
0
R
5
6
0
C
1
0
8
C
1
1
2
C
1
0
0
C
1
0
4
T
o
p
r
o
c
e
s
s
o
r
J
1
5
R
4
9
J
1
6
C
P
U
a
n
d
G
P
U
V
C
O
R
E
:
C
u
r
r
e
n
t
S
e
n
s
e
F
e
e
d
b
a
c
k
a
n
d
D
i
f
f
e
r
e
n
t
i
a
l
V
o
l
t
a
g
e
F
e
e
d
b
a
c
k
A
p
h
a
s
e
c
a
n
b
e
d
i
s
a
b
l
e
d
b
y
p
u
l
l
i
n
g
t
h
e
c
o
r
r
e
s
p
o
n
d
i
n
g
x
C
S
P
x
p
i
n
t
o
3
.
3
V
.
D
e
f
a
u
l
t
s
e
t
t
i
n
g
f
o
r
C
P
U
:
3
p
h
a
s
e
o
p
e
r
a
t
i
o
n
D
a
f
a
u
l
t
s
e
t
t
i
n
g
f
o
r
G
P
U
:
1
p
h
a
s
e
o
p
e
r
a
t
i
o
n
P
h
a
s
e
d
i
s
a
b
l
e
c
a
n
b
e
d
o
n
e
i
n
r
e
v
e
r
s
e
o
r
d
e
r
.
P
h
a
s
e
3
,
t
h
e
n
2
,
t
h
e
n
1
.
1
.
C
P
U
3
P
h
a
s
e
o
p
e
r
a
t
i
o
n
:
R
3
7
,
R
4
6
,
R
5
8
o
p
e
n
2
.
C
P
U
2
P
h
a
s
e
o
p
e
r
a
t
i
o
n
:
R
5
8
u
s
e
d
0
o
h
m
3
.
C
P
U
1
P
h
a
s
e
o
p
e
r
a
t
i
o
n
:
R
4
6
u
s
e
d
0
o
h
m
a
n
d
C
o
n
n
e
c
t
e
d
C
S
P
3
t
o
G
N
D
4
.
D
i
s
a
b
l
e
G
P
U
,
R
6
7
u
s
e
d
0
o
h
m
www.ti.com Schematic
Figure 6. TPS59640EVM-751 Schematic (4 of 13)
11
SLUU796– January 2012 Using the TPS59640EVM-751 IMVP-7, 3-Phase CPU/1-Phase GPU SVID
Power System
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated