Datasheet
TPS9610EVM-634CPU
OutputRipple
TestCondition:12Vin,1V/5 A
CH1:1VcoreOutputRipple
TestCondition:12Vin,1V/5 A
CH1:LL_C
TPS9610EVM-634CPU
SwitchingNode
TPS9610EVM-634CPU
OverShootReduction(OSR)
CH2:DRVL_C
CH3:LL_C
CH1:1Vcore
TestCondition:12Vin,1V/5 A-0 A
LoadRelease
OSR=OFF
OSR=MAX
CH1:1Vcore
TPS9610EVM-634CPU
OverShootReduction(OSR)
TestCondition:12Vin,1V/5 A-0 A
LoadRelease
CH2:DRVL_C
CH3:LL_C
Performance Data and Typical Characteristic Curves
www.ti.com
Figure 13. CPU Vcore Ripple
Figure 12. CPU Switching Node
Figure 14. CPU Output Load Release
Figure 15. CPU Output Load Release
Without Overshoot Reduction
With Maximum Overshoot Reduction
20
An 8-V to 14-V Vin 2010 Atom™ E6xx— Tunnel Creek Power System SLUU465–November 2010
Submit Documentation Feedback
© 2010, Texas Instruments Incorporated