Datasheet

www.ti.com
4 TPS59610EVM-634 Schematic, Sheet 3 of 5........................................................................... 9
5 TPS59610EVM-634 Schematic, Sheet 4 of 5 ......................................................................... 10
6 TPS59610EVM-634 Schematic, Sheet 5 of 5 ......................................................................... 11
7 TPS59610EVM-634 Recommended Test Setup ...................................................................... 12
8 CPU Efficiency ............................................................................................................ 19
9 CPU Load Regulation..................................................................................................... 19
10 CPU Enable Turnon ...................................................................................................... 19
11 Enable Turnoff ............................................................................................................. 19
12 CPU Switching Node ..................................................................................................... 20
13 CPU Vcore Ripple ......................................................................................................... 20
14 CPU Output Load Release Without Overshoot Reduction .......................................................... 20
15 CPU Output Load Release With Maximum Overshoot Reduction .................................................. 20
16 CPU Transient From DCM to CCM .................................................................................... 21
17 CPU Transient From CCM to DCM ..................................................................................... 21
18 CPU Bode Plot 12 Vin, 1 V/5 A.......................................................................................... 21
19 CPU Top Board ........................................................................................................... 22
20 CPU Bottom Board........................................................................................................ 22
21 CPU Efficiency ............................................................................................................. 23
22 GPU Load Regulation..................................................................................................... 23
23 GPU Enable Turnon....................................................................................................... 23
24 GPU Enable Turnoff....................................................................................................... 23
25 GPU Switching Node ..................................................................................................... 24
26 GPU Vcore Ripple......................................................................................................... 24
27 GPU Output Load ReleaseWithout Overshoot Reduction ........................................................... 24
28 GPU Output Load ReleaseWith Maximum Overshoot Reduction................................................... 24
29 GPU Transient From DCM to CCM ..................................................................................... 25
30 GPU Transient From CCM to DCM ..................................................................................... 25
31 GPU Bode Plot 12 Vin, 1 V/5 A ......................................................................................... 25
32 CPU Top Board ........................................................................................................... 26
33 CPU Bottom Board........................................................................................................ 26
34 5-V Efficiency .............................................................................................................. 26
35 5-V Load Regulation ...................................................................................................... 26
36 5-V Enable Turnon ........................................................................................................ 27
37 5-V Enable Turnoff ........................................................................................................ 27
38 5-V Switching Node ....................................................................................................... 27
39 5-V Vo Ripple .............................................................................................................. 27
40 3.3-V Efficiency ............................................................................................................ 28
41 3.3-V Load Regulation .................................................................................................... 28
42 3.3-V Enable Turnon ...................................................................................................... 28
43 3.3-V Enable Turnoff ...................................................................................................... 28
44 3.3-V Switching Node..................................................................................................... 29
45 3.3-V Vo Ripple ............................................................................................................ 29
46 5-V/3.3-V TOP Board ..................................................................................................... 29
47 5-V/3.3-V Bottom Board .................................................................................................. 29
48 1.8-V Efficiency ............................................................................................................ 30
49 1.8-V Load Regulation .................................................................................................... 30
50 1.8-V Enable Turnon ...................................................................................................... 30
51 1.8-V Enable Turnoff ...................................................................................................... 30
2
An 8-V to 14-V Vin 2010 Atom™ E6xx— Tunnel Creek Power System SLUU465–November 2010
Submit Documentation Feedback
© 2010, Texas Instruments Incorporated