Datasheet

Configuration www.ti.com
6.1.4 VID Bits Selection
The CPU Vcore voltage can be set by J107( 7-Bit CPU VID).
Default setting: 0101000 for 1.000V
Jumper = 1
No Jumper = 0
Table 5. CPU VID Bits Selection
7-Bit VID Table (1 = 1.05 V, 0 = GND)
VID6 VID5 VID4 VID3 VID2 VID1 VID0 Vcore(V)
0 0 0 0 0 0 0 1.500
0 0 1 1 0 0 0 1.200
0 1 0 1 0 0 0 1.000
0 1 1 1 0 0 0 0.800
1 0 0 1 0 0 0 0.600
1 0 1 1 0 0 0 0.400
1 1 0 0 0 0 0 0.300
See data sheet for details.
The GPU Vcore voltage can be set by J207 (5-bit GPU VID).
Default setting: 01010 for 1.000V
Table 6. GPU VID Bits Selection
5-Bit VID Table (1 = 1.05 V, 0 = GND)
VID4 VID3 VID2 VID1 VID0 Vcore(V)
0 0 0 0 0 1.250
0 0 1 1 0 1.100
0 1 0 1 0 1.000
1 0 0 1 0 0.800
1 1 0 1 0 0.600
1 1 1 1 1 0.400
See data sheet for details.
6.1.5 Deep Sleep Mode Selection (DPRSLPVR)
The combination of DPRSTP# and DPRSLPVR sets C4 exit rate. These can be set by J106 for CPU and
J206 for GPU.
Default setting: Jumper on DPRSLPVR and no jumper on DPRSTP# of J106 and J206
Table 7. C4 Exit Rate Selection
Jumper set to C4 exit rate
Jumper on DPRSLPVR
C4 exit fast
No jumper on DPRSTP#
No jumper on DPRSLPVR
C4 exit slow
No jumper on DPRSTP#
6.1.6 Overvoltage Protection Selection (JP101 for CPU and JP201 for GPU)
The overvoltage protection selection can be set by JP101 and JP201, OVPSEL
Default setting: No jumper shorts on JP101 and JP201 to enable OVP
14
An 8-V to 14-V Vin 2010 Atom™ E6xx— Tunnel Creek Power System SLUU465–November 2010
Submit Documentation Feedback
© 2010, Texas Instruments Incorporated