Datasheet


 
     
SLVS289A − MARCH 2000 − REVISED OCTOBER 2000
9
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
electrical characteristics T
J
= 0° to 125°C, V
CC
= 2.8 V to 5.5 V (unless otherwise noted) (continued)
high-side VDS sensing
PARAMETER CONDITIONS MIN TYP MAX UNITS
Gain 2 V/V
Initial accuracy
V
HISENSE
= 3.3 V, V
IOUTLO
= 3.2 V,
Differential input to Vds sensing amp = 100 mV
194 208 mV
Common-mode rejection ratio
V
HISENSE
=2.8 V to 5.5 V,
V
HISENSE
− V
IOUTLO
=100 mV
69 75 dB
Sink current (IOUTLO) 2.8 V < V
IOUTLO
< 5.5 V 250 nA
Source current (IOUT)
V
IOUT
= 0.5 V, V
HISENSE
=3.3 V,
V
IOUTLO
=2.8 V
500 µA
Sink current (IOUT)
V
IOUT
= 0.05 V, V
HISENSE
=3.35 V,
V
IOUTLO
=3.3 V
50 µA
V
HISENSE
=5.5 V, R
IOUT
= 10 kΩ 0 1.75
Output voltage swing
V
HISENSE
=4.5 V, R
IOUT
= 10 kΩ 0 1.5
V
Output voltage swing
V
HISENSE
=3 V, R
IOUT
= 10 kΩ 0 0.75
V
LOSENSE high-level input voltage V
HISENSE
=2.8 V, See Note 2 1.77 V
LOSENSE low-level input voltage V
HISENSE
=2.8 V, See Note 2 1.49 V
LOSENSE high-level input voltage V
HISENSE
=4.5 V, See Note 2 2.85 V
LOSENSE low-level input voltage V
HISENSE
=4.5 V, See Note 2 2.4 V
LOSENSE high-level input voltage V
HISENSE
=5.5 V, See Note 2 3.80 V
LOSENSE low-level input voltage V
HISENSE
=5.5 V, See Note 2 3.2 V
V
HISENSE =
6 V, See Note 2 70 90
Sample/hold resistance
V
HISENSE =
4.5 V, See Note 2 80 100
Ω
Sample/hold resistance
V
HISENSE =
3.6 V, See Note 2 90 120
Ω
V
HISENSE =
2.8 V, See Note 2 120 180
V
HISENSE
= 2.55 V,
V
IOUTLO
pulsed from 2.55 V to 2.45 V,
100 ns rise and fall times, See Note 2
4
Response time (measured from 90% of
V
HISENSE
= 2.8 V,
V
IOUTLO
pulsed from 2.8 V to 2.7 V,
100 ns rise and fall times, See Note 2
3.5
s
Response time (measured from 90% of
V
IOUTLO
to 90% of V
IOUT
)
V
HISENSE
= 4.5 V,
V
IOUTLO
pulsed from 4.5 V to 4.4 V,
100 ns rise and fall times, See Note 2
3
µs
V
HISENSE
= 5.5 V,
V
IOUTLO
pulsed from 5.5 V to 5.9 V,
100 ns rise and fall times, See Note 2
3
Short circuit protection rising edge delay LOSENSE grounded, See Note 2 300 500 ns
Sample/hold switch turnon/turnoff delay
2.8 V < V
HISENSE
< 5.5 V,
V
LOSENSE
= V
HISENSE
, See Note 2
30 100 ns
NOTE 2. Ensured by design, not production tested.