Datasheet

C3: V
IN
(2.00 V/div)
C2: V
OUT
(5.00 V/div)
C1: SW (20 V/div)
Timebase = 1.00 ms/div
C4: EN (2.00 V/div)
C3: I
Lb
(1.00 A/div)
C2: SW (20.0 V/div)
C1: V
IN
AC Coupled (50 mV/div)
Timebase = 2.00 µs/div
C4: I
La
(1.00 A/div)
Test Setup and Results www.ti.com
Figure 12 shows the TPS55340EVM-147 input voltage ripple. The output current is the rated full load of
1A at V
IN
= 18V. The ripple is measured directly across the input capacitor C2.
Figure 12. TPS55340EVM-147 V
IN
= 18V Input Voltage Ripple
4.10 Powering Up and Down with EN
Figure 13 shows the start-up waveforms for the TPS55340EVM-147. The input voltage is 6V, the EN goes
high and the output voltage ramps from 0V to 12V. The load is 120Ω.
Figure 13. TPS55340EVM-147 Power Up With EN
10
TPS55340EVM-147, 6V to 18V Input, 12V Output SEPIC Evaluation Module SLVU742A–June 2012–Revised August 2013
Submit Documentation Feedback
Copyright © 2012–2013, Texas Instruments Incorporated