Datasheet

PWRGD BOOT
PH
RT
EN
AGND
VIN
VSENSE
COMP
15
14
13
GND
12
11
10
9
8
7
6
5
16
GND
VIN
VIN
PH
PH
1
2
3
4 SS/TR
PowerPAD
(17)
QFN16
RTE Package
(Top View)
TPS54519
www.ti.com SLVSAT3A –SEPTEMBER 2011–REVISED DECEMBER 2013
DEVICE INFORMATION
PIN CONFIGURATION
PIN FUNCTIONS
PIN
DESCRIPTION
NAME NO.
AGND 5 Analog Ground should be electrically connected to GND close to the device.
BOOT A bootstrap capacitor is required between BOOT and PH. If the voltage on this capacitor is below the minimum
13
required by the BOOT UVLO, the output is forced to switch off until the capacitor is refreshed.
COMP Error amplifier output, and input to the output switch current comparator. Connect frequency compensation
7
components to this pin.
EN Enable pin, internal pull-up current source. Pull below 1.18 V to disable. Float to enable. Can be used to set the
15
on/off threshold (adjust UVLO) with two additional resistors.
GND 3, 4 Power Ground. This pin should be electrically connected directly to the power pad under the IC.
PH The source of the internal high side power MOSFET, and drain of the internal low side (synchronous) rectifier
10, 11, 12
MOSFET.
Thermal GND pin should be connected to the exposed power pad for proper operation. This thermal pad should be
17
Pad connected to any internal PCB ground plane using multiple vias for good thermal performance.
PWRGD An open drain output, asserts low if output voltage is low due to thermal shutdown, overcurrent, over/under-
14
voltage or EN shut down.
RT 8 Resistor Timing.
SS/TR Slow-start. An external capacitor connected to this pin sets the output voltage rise time. This pin can also be
9
used for tracking.
VIN 1, 2, 16 Input supply voltage, 2.95 V to 6 V.
VSENSE 6 Inverting node of the transconductance (gm) error amplifier.
Copyright © 2011–2013, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Links: TPS54519