Datasheet

Ioutmax 0.25
Vin =
Cin sw
´
D
´ ¦
( )
Vinmin Vout
Vout
Icirm s = Io ut
Vinmin Vinmin
-
´ ´
´ -
´ ´ ´ ¦
Vout (Vinmax Vout)
Icorm s =
12 Vinmax L1 sw
Voripple
Resr <
Iripple
TPS54519
www.ti.com SLVSAT3A –SEPTEMBER 2011–REVISED DECEMBER 2013
Equation 28 calculates the maximum ESR an output capacitor can have to meet the output voltage ripple
specification. Equation 28 indicates the ESR should be less than 28.6 mΩ. In this case, the ESR of the ceramic
capacitor is much less than 28.6 mΩ.
Additional capacitance de-ratings for aging, temperature and DC bias should be factored in which increases this
minimum value. For this example, two 47 μF 10 V X5R ceramic capacitors with 3 mΩ of ESR are used.
Capacitors generally have limits to the amount of ripple current they can handle without failing or producing
excess heat. An output capacitor that can support the inductor ripple current must be specified. Some capacitor
data sheets specify the RMS (Root Mean Square) value of the maximum ripple current. Equation 29 can be used
to calculate the RMS ripple current the output capacitor needs to support. For this application, Equation 29 yields
303 mA.
(28)
(29)
INPUT CAPACITOR
The TPS54519 requires a high quality ceramic, type X5R or X7R, input decoupling capacitor of at least 4.7 μF of
effective capacitance and in some applications a bulk capacitance. The effective capacitance includes any DC
bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage. The
capacitor must also have a ripple current rating greater than the maximum input current ripple of the TPS54519.
The input ripple current can be calculated using Equation 30.
The value of a ceramic capacitor varies significantly over temperature and the amount of DC bias applied to the
capacitor. The capacitance variations due to temperature can be minimized by selecting a dielectric material that
is stable over temperature. X5R and X7R ceramic dielectrics are usually selected for power regulator capacitors
because they have a high capacitance to volume ratio and are fairly stable over temperature. The output
capacitor must also be selected with the DC bias taken into account. The capacitance value of a capacitor
decreases as the DC bias across a capacitor increases.
For this example design, a ceramic capacitor with at least a 10 V voltage rating is required to support the
maximum input voltage. For this example, one 10 μF and one 0.1 μF 10 V capacitors in parallel have been
selected. The input capacitance value determines the input ripple voltage of the regulator. The input voltage
ripple can be calculated using Equation 31. Using the design example values, Ioutmax=4 A, Cin=10 μF, Fsw=1
MHz, yields an input voltage ripple of 124 mV and a rms input ripple current of 2.45 A.
(30)
(31)
SLOW START CAPACITOR
The slow start capacitor determines the minimum amount of time it takes for the output voltage to reach its
nominal programmed value during power up. This is useful if a load requires a controlled voltage slew rate. This
is also used if the output capacitance is very large and would require large amounts of current to quickly charge
the capacitor to the output voltage level. The large currents necessary to charge the capacitor may make the
TPS54519 reach the current limit or excessive current draw from the input power supply may cause the input
voltage rail to sag. Limiting the output voltage slew rate solves both of these problems.
The slow start capacitor value can be calculated using Equation 4. For the example circuit, the slow start time is
not too critical since the output capacitor value is 2 x 47μF which does not require much current to charge to 1.8
V. The example circuit has the slow start time set to an arbitrary value of 2.5 ms which requires a 10 nF
capacitor. In TPS54519, Iss is 2.4 μA and Vref is 0.6 V.
Copyright © 2011–2013, Texas Instruments Incorporated Submit Documentation Feedback 21
Product Folder Links: TPS54519