Datasheet
SW1
VIN1
VBST 1
EN1
VFB2
VFB1
GND
VREG5
PGND1
6
VIN2
VBST2
EN2
SW 2
PG1
5
1
3
PG2
9
10
11
PGND 2
2
4
7
13
12
14
8
15
16
TPS54494
HTSSOP16
(PowerPAD)
PowerPAD
VFB1
VFB2
VIN1
SW2
VBST2
VBST1
EN1
14
75
6
2
3
4
1
PGND2
PGND1
SW1
VIN2
13
12
11
9
8
PG1
10
GND
PG2
EN2
16 15
VREG5
TPS54494
www.ti.com
SLVSBH1B –JUNE 2012–REVISED AUGUST 2013
DEVICE INFORMATION
HTSSOP PACKAGE RSA PACKAGE
(TOP VIEW) (TOP VIEW)
PIN FUNCTIONS
(1)
PIN I/O
DESCRIPTION
NAME PWP RSA
VIN1 1 3 I Power inputs and connects to both high side NFET drains.
Supply Input for 5.5V linear regulator.
VIN2 16 2 I
VBST1, 2 4 I Supply input for high-side NFET gate drive circuit. Connect 0.1µF ceramic
capacitor between VBSTx and SWx pins. An internal diode is connected
VBST2 15 1 I
between VREG5 and VBSTx
SW1 3 5 I/O
Switch node connections for both the high-side NFETs and low–side NFETs.
Input of current comparator.
SW2 14 16 I/O
PGND1 4 6 I/O
Ground returns for low-side MOSFETs. Input of current comparator.
PGND2 13 15 I/O
EN1 5 7 I
Enable. Pull High to enable according converter.
EN2 12 14 I
PG1 6 8 O
Open drain power good outputs. Low indicates the corresponding output
voltage is out of regulation.
PG2 11 13 O
VFB1 7 9 I
D-CAP2 feedback inputs. Connect to output voltage with resistor divider.
VFB2 10 12 I
GND 8 10 I/O Signal GND. Connect sensitive SSx and VFBx returns to GND at a single
point.
Output of 5.5V linear regulator. Bypass to GND with a high-quality ceramic
VREG5 9 11 O
capacitor of at least 1 µF. VREG5 is active when ENx is high.
Exposed Thermal Back side Back side I/O Thermal pad of the package. Must be soldered to achieve appropriate
Pad dissipation. Must be connected to GND.
(1) x means either 1 or 2, that is, VFBx means VFB1 or VFB2.
Copyright © 2012–2013, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Links: TPS54494