Datasheet

www.ti.com
( )
( )
2
2
OUTPUTx
RMS(outputx) OUTPUTx
I
I D I
12
æ ö
æ ö
D
ç ÷
ç ÷
= ´ +
ç ÷
ç ÷
ç ÷
è ø
è ø
(38)
Boot Strap Capacitor
ILIM
SEQ
Power Dissipation
( )
( )
2
2
OUTPUTx
RMS(outputx) OUTPUTx
I
I D I
12
æ ö
æ ö
D
ç ÷
ç ÷
= ´ +
ç ÷
ç ÷
ç ÷
è ø
è ø
(39)
( ) ( )
(
)
2
CON
DS on QSW rms
P R I= ´
(40)
( )
(
)
( )
2
DJ OSS SW
IN max
SW
V C C f
P
2
´ + ´
»
(41)
( ) ( )
(
)
REG DD BP BP
IN max IN max
P I V I V V» ´ + ´ -
(42)
TPS54383 , , TPS54386
SLUS774B – AUGUST 2007 – REVISED OCTOBER 2007
• I
RMS(CIN)
= 0.43 A
One 1210 10- µ F, 25 V, X5R ceramic capacitor with 2-m Ω ESR and a 2-A RMS current rating are selected for
each PVDD input. Higher voltage capacitors are selected to minimize capacitance loss at the DC bias voltage to
ensure the capacitors maintain sufficient capacitance at the working voltage.
To ensure proper charging of the high-side FET gate and limit the ripple voltage on the boost capacitor, a 33-nF
boot strap capacitor is used.
Current limit must be set above the peak inductor current I
L(peak)
. Comparing I
L(peak)
to the available minimum
current limits, ILIM is connected to BP for the highest current limit level.
The SEQ pin is left floating, leaving the enable pins to function independently. If the enable pins are tied
together, the two supplies start-up ratiometrically. Alternatively, SEQ could be connected to BP or GND to
provide sequential start-up.
The power dissipation in the TPS54383 is composed of FET conduction losses, switching losses and internal
regulator losses. The RMS FET current is found using Equation 39 .
This results in 1.05-A RMS for Channel 1 and 0.87-A RMS for Channel 2.
Conduction losses are estimated by:
Conduction losses of 198 mW and 136 mW are estimated for Channel 1 and Channel 2 respectively.
The switching losses are estimated in Equation 41 .
From the data sheet of the MBRS320, the junction capacitance is 658 pF. Since this is large compared to the
output capacitance of the TPS54x8x the FET capacitance is neglected, leaving switching losses of 17 mW for
each channel.
The regulator losses are estimated in Equation 42 .
With no external load on BP (I
BP
=0) the regulator power dissipation is 66 mW.
Total power dissipation in the device is the sum of conduction and switching for both channels plus regulator
losses.
Copyright © 2007, Texas Instruments Incorporated Submit Documentation Feedback 37
Product Folder Link(s): TPS54383 TPS54386