Datasheet
Table Of Contents
- FEATURES
- APPLICATIONS
- CONTENTS
- DESCRIPTION
- DEVICE RATINGS
- ABSOLUTE MAXIMUM RATINGS
- RECOMMENDED OPERATING CONDITIONS
- ELECTROSTATIC DISCHARGE (ESD) PROTECTION
- PACKAGE DISSIPATION RATINGS
- ELECTRICAL CHARACTERISTICS
- TYPICAL CHARACTERISTICS
- DEVICE INFORMATION
- BLOCK DIAGRAM
- APPLICATION INFORMATION
- FUNCTIONAL DESCRIPTION
- Voltage Reference
- Oscillator
- Input Undervoltage Lockout (UVLO) and Startup
- Enable and Timed Turn On of the Outputs
- Output Voltage Sequencing
- Soft Start
- Output Voltage Regulation
- Feedback Loop and Inductor-Capacitor (L-C) Filter Selection
- Inductor-Capacitor (L-C) Selection
- Maximum Output Capacitance
- Minimum Output Capacitance
- Modifying The Feedback Loop
- Example: TPS54386 Buck Converter Operating at 12-V Input, 3.3-V Output and 400-mA(P-P) Ripple Current
- Bootstrap for the N-Channel MOSFET
- Light Load Operation
- SW Node Ringing
- Output Overload Protection
- Operating Near Maximum Duty Cycle
- Dual Supply Operation
- Cascading Supply Operation
- Multiphase Operation
- Bypass and FIltering
- Over-Temperature Protection and Junction Temperature Rise
- Power Derating
- PowerPAD Package
- PCB Layout Guidelines
- FUNCTIONAL DESCRIPTION
- DESIGN EXAMPLES
- ADDITIONAL REFERENCES

www.ti.com
DELAY
IN ENx
TH ENx
t
C farads
V 2 I R
R n
V I R
=
æ ö
- ´ ´
´
ç ÷
- ´
è ø
l
(1)
TPS5438x
ENx
C
R
+
PVDD2
PVDDx
6 mA
1.2V
T Time-
t
DELAY
0
t
DELAY
+t
SS
PVDDx
ENx
V
OUTx
1.2-V
Threshold
TPS54383 , , TPS54386
SLUS774B – AUGUST 2007 – REVISED OCTOBER 2007
An R-C connected to an ENx pin may be used to delay the turn-on of the associated output after power is
applied to PVDDx (see Figure 16 ). After power is applied to PVDD2, the voltage on the ENx pin slowly decays
towards ground. Once the voltage decays to approximately 1.2 V, then the output is enabled and the startup
sequence begins. If it is desired to enable the outputs of the device immediately upon the application of power to
PVDD2, then omit these two components and tie the ENx pin to GND directly.
If an R-C circuit is used to delay the turn-on of the output, the resistor value must be much less than 1.2 V / 6 µ A
or 200 k Ω . A suggested value is 51 k Ω . This resistor value allows the ENx voltage to decay below the 1.2-V
threshold while the 6- µ A bias current flows.
The capacitor value required to delay the startup time (after the application of PVDD2) is shown in Equation 1 .
where:
• R and C are the timing components
• V
TH
is the 1.2-V enable threshold voltage
• I
ENx
is the 6 µ A enable pin biasing current
Other enable pin functionality is dictated by the state of the SEQ pin. (See the Output Voltage Sequencing
section.)
Figure 16. Startup Delay Schematic Figure 17. Startup Delay with R-C on Enable
DESIGN HINT
If delayed output voltage startup is not necessary, simply connect EN1 and EN2 to
GND. This configuration allows the outputs to start immediately on valid application of
PVDD2.
If ENx is allowed to go high after the Outputx has been in regulation, the upper MOSFET shuts off, and the
output decays at a rate determined by the output capacitor and the load. The internal pulldown MOSFET remains
in the OFF state. (See the Bootstrap for N-Channel MOSFET section.)
Copyright © 2007, Texas Instruments Incorporated Submit Documentation Feedback 13
Product Folder Link(s): TPS54383 TPS54386