Datasheet

1
Cp = = 50 pF
2 107800 29400p´ ´ ´
1
Cz = = 934 pF
2 5798 29400p´ ´ ´
-6 6
3
2 25000 3.3 41 10 8.696 10 × 0.91
Rz = = 29.2 × 10
9 800 0.8
p´ ´ ´ ´ ´ ´ ´
W
´ ´
TPS54231
SLUS851C OCTOBER 2008REVISED JULY 2012
www.ti.com
For this design, the two 47-μF output capacitors are used. For ceramic capacitors, the actual output capacitance
is less than the rated value when the capacitors have a dc bias voltage applied. This is the case in a dc/dc
converter. The actual output capacitance may be as low as 41 μF. The combined ESR is approximately 0.002 .
The desired cross over frequency is 25 kHz.
Using Equation 19 and Equation 20, the output stage gain and phase loss are equivalent as:
Gain = 5.9 dB
and
PL = –93.8 degrees
For 60 degrees of phase margin, Equation 21 requires 63.9 degrees of phase boost.
Equation 22, Equation 23, and Equation 24 are used to find the zero and pole frequencies of:
F
Z1
= 5798 Hz
And
F
P1
= 107.8 kHz
R
Z
, is calculated using Equation 25:
(28)
With Rz set to the standard value of 29.4 k, the values of C
z
and C
P
can be calculated using Equation 26 and
Equation 27.
(29)
(30)
Using standard values for R3, C6, and C7 in the application schematic of Figure 12:
R3 = 29.4 k
C6 = 1000 pF
C7 = 47 pF
The measured overall loop response for the circuit is given in Figure 19. Note that the actual closed loop
crossover frequency is higher than intended at about 25 kHz. This is primarily due to variation in the actual
values of the output filter components and tolerance variation of the internal feed-forward gain circuitry. Overall
the design has greater than 60 degrees of phase margin and will be completely stable over all combinations of
line and load variability.
BOOTSTRAP CAPACITOR
Every TPS54231 design requires a bootstrap capacitor, C4. The bootstrap capacitor must be 0.1 μF. The
bootstrap capacitor is located between the PH pins and BOOT pin. The bootstrap capacitor should be a high-
quality ceramic type with X7R or X5R grade dielectric for temperature stability.
CATCH DIODE
The TPS54231 is designed to operate using an external catch diode between PH and GND. The selected diode
must meet the absolute maximum ratings for the application: Reverse voltage must be higher than the maximum
voltage at the PH pin, which is VINMAX + 0.5 V. Peak current must be greater than I
OUTMAX
plus on half the peak
to peak inductor current. Forward voltage drop should be small for higher efficiencies. It is important to note that
the catch diode conduction time is typically longer than the high-side FET on time, so attention paid to diode
parameters can make a marked improvement in overall efficiency. Additionally, check that the device chosen is
capable of dissipating the power losses. For this design, a Diodes, Inc. B240A is chosen, with a reverse voltage
of 40 V, forward current of 2 A, and a forward voltage drop of 0.5 V.
16 Copyright © 2008–2012, Texas Instruments Incorporated