Datasheet

EN
TPS54160
3
SS/TR
4
PWRGD
6
EN
TPS54160
3
SS/TR4
PWRGD
6
TPS54040
TPS54040
EN1,EN2
VOUT1
VOUT2
EN1
PWRGD1
VOUT1
VOUT2
SS /TR
TPS54040
EN
PWRGD
SS /TR
EN
PWRGD
TPS54040
www.ti.com SLVS918A –MARCH 2009–REVISED SEPTEMBER 2013
DETAILED DESCRIPTION (continued)
Sequencing
Many of the common power supply sequencing methods can be implemented using the SS/TR, EN and PWRGD
pins. The sequential method can be implemented using an open drain output of a power on reset pin of another
device. The sequential method is illustrated in Figure 31 using two TPS54040 devices. The power good is
coupled to the EN pin on the TPS54040 which will enable the second power supply once the primary supply
reaches regulation. If needed, a 1nF ceramic capacitor on the EN pin of the second power supply will provide a
1ms start up delay. Figure 32 shows the results of Figure 31.
Figure 31. Schematic for Sequential Start-Up Figure 32. Sequential Startup using EN and
Sequence PWRGD
Figure 33. Schematic for Ratiometric Start-Up Figure 34. Ratio-Metric Startup using Coupled
Sequence SS/TR pins
Copyright © 2009–2013, Texas Instruments Incorporated Submit Documentation Feedback 17
Product Folder Links: TPS54040