Datasheet

Sdn
VREG
V5OK
LL
TPS53315
t
ON
One-
Shot
Control
Logic
+
+
OCP
ZC
GND
LL
XCON
PGND
+
1.2 V/0.95 V
EN
UVP/OVP
Logic
+
THOK
145°C/135°C
+
4.2 V/3.95 V
VIN
VBST
Fault
VOUT
LL
PGND
RF
+
+
PWM
+
OV
+20%
UV
+
0.6 V –30%
Delay
SS
0.6 V
VFB
TRIP
Enable
+
+
Delay
0.6 V +10/15%
0.6 V –10/15%
PGOOD
Control Logic
 On/Off time
 Minimum On/Off
 Light load
 OVP/UVP
 FCCM/Skip
UDG-10200
10 mA
VREG
+
SS
FCCM/
Skip
Decode
MODE
LDO VDD
EN
Ramp
Compensation
+
TPS53315
SLUSAE6 –DECEMBER 2010 www.ti.com
FUNCTIONAL BLOCK DIAGRAM
8 Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s): TPS53315