Datasheet

1
3
2
6
SKIP
PWM
GND
BST
DRVH
SW
VDD
5 DRVL
8
7
4
UDG-12323
+
+
+
+
Level Shift
DRVL
+
1 V
+
1 V
+
VDD
Tri-State
Logic
800 kW
VDD
V
UVLO
TPS51604
Tri-State
Logic
1.7 MW
VDD
1.7 MW
800 kW
TPS51604
www.ti.com SLUSBA6A –DECEMBER 2012–REVISED AUGUST 2013
ELECTRICAL CHARACTERISTICS (continued)
These specifications apply for T
J
= –40°C to 105°C and VDD = 5.0V unless otherwise specified.
PARAMETER CONDITIONS MIN TYP MAX UNITS
GATE DRIVER DEAD-TIME
t
R(DT)
Rising edge 0 20 35 ns
t
F(DT)
Falling edge 0 10 25 ns
ZERO CROSSING COMPARATOR
V
ZX
Zero crossing offset SW voltage rising –2.25 0 2.00 mV
BOOTSTRAP SWITCH
V
FBST
Forward voltage I
F
= 10 mA 120 240 mV
I
RLEAK
Reverse leakage (V
BST
– V
VDD
) = 25 V 2 µA
R
DS(on)
On-resistance 12 24 Ω
DEVICE INFORMATION
Functional Block Diagram
Copyright © 2012–2013, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Links: TPS51604