Datasheet

8
12
PGND
SW
OC
ZC
XCON
13
BST
9 V5
PWM
4
REFIN
TRIP
Delay
16 PGOOD
Control Logic
10 mA
+
+
V
REFIN
+ 20%
+
+
2
VSNS
6
11 DH
10 DL
t
ON
One-
Shot
UV
OV
V
REFIN
– 32%
14EN
Soft-Start
+
NOC
+
1VREF Reference
7 R
R
Control Mode
On-Time
Current Sense
Selection
16.7 mA
15 MODE
V
REFIN
+8/16%
V
REFIN
– 8/16%
+
+
Discharge
V5OK
+
4.3 V/3.9 V
UVPOVP
COMP 5
+
VBG
5-V UVLO
TPS51219
UDG-11007
EN
3GSNS
7GND
EN
Set_1p05v
Set_adj
Discharge
R
8 R
+
V
REFIN
2.2 V
0.3 V
Set_adj
Set_1p05v
EN
+
+
25 mV
Set_resistor _sensing
Set_resistor _sensing
TPS51219
SLUSAG1B –MARCH 2011– REVISED OCTOBER 2011 www.ti.com
FUNCTIONAL BLOCK DIAGRAM
8 Submit Documentation Feedback Copyright © 2011, Texas Instruments Incorporated