Datasheet

4
2
3
8
12
11
10
9
VREF
REFIN
GSNS
VSNS
PGOOD
DH
DL
V5
16 15 14 13
1
5 6 7
MODE
EN
BST
SW
PGND
GND
COMP
TRIP
TPS51219
PowerPAD
TM
TPS51219
www.ti.com
SLUSAG1B MARCH 2011 REVISED OCTOBER 2011
DEVICE INFORMATION
RTE PACKAGE (TOP VIEW)
PIN FUNCTIONS
PIN
I/O DESCRIPTION
NAME NO.
BST 13 I High-side MOSFET gate driver bootstrap voltage input. Connect a capacitor from the BST pin to the SW pin.
Connection for the DC compensation integrator for improved load-line performance. Connect a capacitor from
this pin to the VSNS pin (when operating in D-CAP2 mode), or to the positive terminal of the output capacitor
COMP 5 I
(when operating in D-CAP mode). Connect directly to the VSNS pin without capacitor to disable the integrator
function.
DH 11 O High-side MOSFET gate driver output.
DL 10 O Low-side MOSFET gate driver output.
EN 14 I Enable pin. 3.3-V I/O level, 100 ns de-bounce. Short to GND to disable the device.
GND 7 Device analog ground; Connect to a quiet point on the system GND plane
GSNS 3 I Voltage sense return tied directly to the GND sense point of the load. Short to GND if remote sense is not used.
Connect a resistor to GND to configure switching frequency, control mode and current sense scheme. (See
MODE 15 I
Table 2)
Synchronous low-side MOSFET gate driver return. Also serve as the current sensing input (+). Connect to the
PGND 8
GND pin as close as possible to the device.
PGOOD 16 O Powergood signal open drain output. PGOOD goes high when the output voltage is within the target range.
REFIN 2 I Output voltage setting pin. See the VREF and REFIN, Output Voltage section.
SW 12 I/O High-side MOSFET gate driver return. R
DS(on)
current sensing input () when using R
DS(on)
current sensing.
Current sense comparator input (-) for resistor current sensing. Or overcurrent threshold setting pin for R
DS(on)
TRIP 6 I current sensing if connected to GND through an OCL setting resistor. For R
DS(on)
current sensing operation, 10
μA at room temperature, T
C
=4700ppm/°C, is sourced to set the trip voltage.
VSNS 4 I Voltage sense line tied directly to the load voltage sense point.
VREF 1 O 2.0-V ±0.8% voltage reference output.
V5 9 I 5V power supply input for internal circuits and MOSFET gate drivers.
Thermal
Thermal pad. Connect directly to system GND plane with multiple vias.
pad
Copyright © 2011, Texas Instruments Incorporated Submit Documentation Feedback 7