Datasheet

1
2
3
4
5
6
7
8 9
10
11
12
13
14
15
16
17
1819
20
TPS51216
PowerPAD™
VTTSNS
VLDOIN
VTT
VTTGND
VTTREF
VREF
GND
REFIN
VDDQSNS
PGND
DRVL
V5IN
SW
DRVH
VBST
S5 S3 TRIP MODE PGOOD
TPS51216
www.ti.com SLUSAB9A –NOVEMBER 2010–REVISED APRIL 2013
DEVICE INFORMATION
RUK PACKAGE (TOP VIEW)
PIN FUNCTIONS
PIN
I/O DESCRIPTION
NAME NO.
DRVH 14 O High-side MOSFET gate driver output.
DRVL 11 O Low-side MOSFET gate driver output.
GND 7 – Signal ground.
MODE 19 I Connect resistor to GND to configure switching frequency and discharge mode. (See Table 2)
PGND 10 – Gate driver power ground. R
DS(on)
current sensing input(+).
PGOOD 20 O Powergood signal open drain output. PGOOD goes high when VDDQ output voltage is within the target range.
Reference input for VDDQ. Connect to the midpoint of a resistor divider from VREF to GND. Add a capacitor for
REFIN 8 I
stable operation.
SW 13 I/O High-side MOSFET gate driver return. R
DS(on)
current sensing input(–).
S3 17 I S3 signal input. (See Table 1)
S5 16 I S5 signal input. (See Table 1)
TRIP 18 I Connect resistor to GND to set OCL at V
TRIP
/8. Output 10-μA current at room temperature, T
C
= 4700 ppm/°C.
VBST 15 I High-side MOSFET gate driver bootstrap voltage input. Connect a capacitor from the VBST pin to the SW pin.
VDDQSNS 9 I VDDQ output voltage feedback. Reference input for VTTREF. Also serves as power supply for VTTREF.
VLDOIN 2 I Power supply input for VTT LDO. Connect VDDQ in typical application.
VREF 6 O 1.8-V reference output.
VTT 3 O VTT 2-A LDO output. Need to connect 10μF or larger capacitance for stability.
VTTGND 4 – Power ground for VTT LDO.
VTTREF 5 O Buffered VTT reference output. Need to connect 0.22μF or larger capacitance for stability.
VTTSNS 1 I VTT output voltage feedback.
V5IN 12 I 5-V power supply input for internal circuits and MOSFET gate drivers.
Thermal
– – Connect to GND
pad
Copyright © 2010–2013, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Links :TPS51216