Datasheet

TPS1206EVM
DDR3 (1.5 V) S3 Enable Startup
Test condition: 5 Vin, VTT = 0.75 V
IVTT = 2 A
CH4: VTTREF
CH3: VTT
CH2: S3
CH1: S5
TPS1206EVM
DDR3 (1.5 V) S3 Enable Shutdown
Test condition: 5 Vin, VTT = 0.75 V
IVTT = 1 A
CH4: VTTREF
CH3: VTT
CH2: S3
CH1: S5
Performance Data and Typical Characteristic Curves www.ti.com
7.6 DDR3 (0.75VTT) S3 Enable Turnon/Turnoff
Figure 22. DDR3 (0.75VTT) S3 Enable Turnon
Figure 23. DDR3 (0.75VTT) S3 Enable Turnoff
20
Using the TPS51206EVM-745, 2-A Peak Sink/Source DDR Termination SLUU515–August 2011
Regulator With VTTREF Buffered Reference for DDR2, DDR3, DDR3L, and
Submit Documentation Feedback
Copyright © 2011, Texas Instruments Incorporated
DDR4