Datasheet
CH1: S5
TPS1206EVM
DDR3 (1.5 V) S5 Enable Startup
Test condition: 5 Vin, VTTREF = 0.75 V
IVTTREF Sourcing 10 mA
CH2: S3
CH3: VTT
CH4: VTTREF
TPS1206EVM
DDR3 (1.5 V) S5 Enable Shutdown
Test condition: 5 Vin, VTTREF = 0.75 V
IVTTREF Sourcing 10 mA
CH4: VTTREF
CH3: VTT
CH2: S3
CH1: S5
www.ti.com
Performance Data and Typical Characteristic Curves
7.5 DDR3(0.75VTT) S5 Enable Turnon/Turnoff
Figure 20. DDR3 (0.75VTT) S5 Enable Turnon
Figure 21. DDR3 (0.75VTT) S5 Enable Turnoff
19
SLUU515–August 2011 Using the TPS51206EVM-745, 2-A Peak Sink/Source DDR Termination
Regulator With VTTREF Buffered Reference for DDR2, DDR3, DDR3L, and
Submit Documentation Feedback
Copyright © 2011, Texas Instruments Incorporated
DDR4