Datasheet

-2 -1.5 -1 -0.5 0 0.5 1 1.5 2
IVTT - Output Current - A
0.87
0.875
0.88
0.885
0.89
0.895
0.9
0.905
0.91
0.915
0.92
VTT - Output Voltage - V
V = 3.3 V
I
V = 5 V
I
-2 -1.5 -1 -0.5 0 0.5 1 1.5 2
IVTT - Output Current - A
0.71
0.72
0.73
0.74
0.75
0.76
0.77
0.78
VTT - Output Voltage - V
V = 3.3 V
I
V = 5 V
I
www.ti.com Performance Data and Typical Characteristic Curves
6.5 Equipment Shutdown
1. Shut down VDD dc Source1 and VLDOIN dc Source2
2. Shut down VTT load.
3. Shut down oscilloscope.
7 Performance Data and Typical Characteristic Curves
7.1 VTT Load Regulation
Figure 4. DDR2(0.9VTT) Load Regulation
Figure 5. DDR3 (0.75VTT) Load Regulation
11
SLUU515–August 2011 Using the TPS51206EVM-745, 2-A Peak Sink/Source DDR Termination
Regulator With VTTREF Buffered Reference for DDR2, DDR3, DDR3L, and
Submit Documentation Feedback
Copyright © 2011, Texas Instruments Incorporated
DDR4