Datasheet

www.ti.com Physical Layouts
Figure 7. Top Layer Routing
Figure 8. Bottom Layer Routing
7
SLUU408–FEBRUARY 2010 High Performance Synchronous Buck EVM Using the TPS51125A
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated