Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsPMICsPMIC - voltage regulator - special purpose VQFN 24 (4x4)

FEATURES

DESCRIPTION

APPLICATIONS

PGOOD

VREF

0.9 V

10 mA

VTT

0.9 V

2 A

TPS51116RGE

20 19

VBST DRVH LL DRVL

V5FILT

VLDOIN

VTTGND

VTTSNS

7 8

VTT

CS_GND

9 10

VDDQSET

VDDQSNS

13PGOOD

1211

S5S3

GND

MODE

VTTREF

COMP

NC NC

V5IN

PGND

22 2124 23

5V_IN

VDDQ

1.8 V

10 A

VIN

IRF7832

IRF7821

Ceramic

2y10 µF

Ceramic

0.033 µF

Ceramic

0.1 µF

1 µH

SP−CAP

2y150 µF

Ceramic

2y10 µF

Ceramic

1 µF

Ceramic

1 µF

100 kΩ

5.1 kΩ

5.1 Ω

UDG−04153

TPS51116

www.ti.com

................................................................................................................................................................ SLUS609H – MAY 2004 – REVISED JULY 2009

COMPLETE DDR, DDR2 AND DDR3 MEMORY POWER SOLUTION

SYNCHRONOUS BUCK CONTROLLER, 3-A LDO, BUFFERED REFERENCE

• Synchronous Buck Controller (VDDQ)

– Wide-Input Voltage Range: 3.0-V to 28-V

The TPS51116 provides a complete power supply for

DDR/SSTL-2, DDR2/SSTL-18, and DDR3 memory

– D − CAP™ Mode with 100-ns Load Step

systems. It integrates a synchronous buck controller

Response

with a 3-A sink/source tracking linear regulator and

– Current Mode Option Supports Ceramic

buffered low noise reference. The TPS51116 offers

Output Capacitors

the lowest total solution cost in systems where space

is at a premium. The TPS51116 synchronous

– Supports Soft-Off in S4/S5 States

controller runs fixed 400kHz pseudo-constant

– Current Sensing from R

DS(on)

or Resistor

frequency PWM with an adaptive on-time control that

– 2.5-V (DDR), 1.8-V (DDR2), Adjustable to

can be configured in D-CAP™ Mode for ease of use

1.5-V (DDR3) or Output Range 0.75-V to

and fastest transient response or in current mode to

3.0-V

support ceramic output capacitors. The 3-A

sink/source LDO maintains fast transient response

– Equipped with Powergood, Overvoltage

only requiring 20- µ F (2 × 10 µ F) of ceramic output

Protection and Undervoltage Protection

capacitance. In addition, the LDO supply input is

• 3-A LDO (VTT), Buffered Reference (VREF)

available externally to significantly reduce the total

– Capable to Sink and Source 3 A

power losses. The TPS51116 supports all of the

sleep state controls placing VTT at high-Z in S3

– LDO Input Available to Optimize Power

(suspend to RAM) and discharging VDDQ, VTT and

Losses

VTTREF (soft-off) in S4/S5 (suspend to disk).

– Requires only 20- µ F Ceramic Output

TPS51116 has all of the protection features including

Capacitor

thermal shutdown and is offered in both a 20-pin

HTSSOP PowerPAD™ package and 24-pin 4 ״ QFN.

– Buffered Low Noise 10-mA VREF Output

– Accuracy 20 mV for both VREF and VTT

– Supports High-Z in S3 and Soft-Off in S4/S5

• DDR/DDR2/DDR3/LPDDR3 Memory Power

– Thermal Shutdown

Supplies

• SSTL-2 SSTL-18 and HSTL Termination

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2 D-CAP, PowerPAD are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (42 pages)

PAGE 1
TPS51116 www.ti.com................................................................................................................................................................ SLUS609H – MAY 2004 – REVISED JULY 2009 COMPLETE DDR, DDR2 AND DDR3 MEMORY POWER SOLUTION SYNCHRONOUS BUCK CONTROLLER, 3-A LDO, BUFFERED REFERENCE FEATURES 1 DESCRIPTION • Synchronous Buck Controller (VDDQ) – Wide-Input Voltage Range: 3.
PAGE 2
TPS51116 SLUS609H – MAY 2004 – REVISED JULY 2009................................................................................................................................................................ www.ti.com These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.
PAGE 3
TPS51116 www.ti.com................................................................................................................................................................ SLUS609H – MAY 2004 – REVISED JULY 2009 RECOMMENDED OPERATING CONDITIONS Supply voltage, V5IN, V5FILT Voltage range MIN MAX UNIT V 4.75 5.25 VBST, DRVH -0.1 34 LL -0.6 28 VLDOIN, VTT, VTTSNS, VDDQSNS -0.1 3.6 VTTREF -0.1 1.8 PGND, VTTGND, CS_GND -0.1 0.1 S3, S5, MODE, VDDQSET, CS, COMP, PGOOD, DRVL -0.1 5.
PAGE 4
TPS51116 SLUS609H – MAY 2004 – REVISED JULY 2009................................................................................................................................................................ www.ti.
PAGE 5
TPS51116 www.ti.com................................................................................................................................................................ SLUS609H – MAY 2004 – REVISED JULY 2009 ELECTRICAL CHARACTERISTICS (continued) over operating free-air temperature range, VV5IN = 5 V, VLDOIN is connected to VDDQ output (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT VTT OUTPUT VS3 = VS5 = 5 V, VVLDOIN = VVDDQSNS = 2.
PAGE 6
TPS51116 SLUS609H – MAY 2004 – REVISED JULY 2009................................................................................................................................................................ www.ti.
PAGE 7
TPS51116 www.ti.com................................................................................................................................................................ SLUS609H – MAY 2004 – REVISED JULY 2009 ELECTRICAL CHARACTERISTICS (continued) over operating free-air temperature range, VV5IN = 5 V, VLDOIN is connected to VDDQ output (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX Wake up 3.7 4.0 4.3 Hysteresis 0.2 0.3 0.4 No discharge 4.
PAGE 8
TPS51116 SLUS609H – MAY 2004 – REVISED JULY 2009................................................................................................................................................................ www.ti.com DEVICE INFORMATION TERMINAL FUNCTIONS TERMINAL NO. NAME I/O DESCRIPTION PWP RGE COMP 8 6 I/O Output of the transconductance amplifier for phase compensation. Connect to V5IN to disable gm amplifier and use D-CAP™ mode.
PAGE 9
TPS51116 www.ti.com................................................................................................................................................................
PAGE 10
TPS51116 SLUS609H – MAY 2004 – REVISED JULY 2009................................................................................................................................................................ www.ti.
PAGE 11
TPS51116 www.ti.com................................................................................................................................................................
PAGE 12
TPS51116 SLUS609H – MAY 2004 – REVISED JULY 2009................................................................................................................................................................ www.ti.com DETAILED DESCRIPTION The TPS51116 is an integrated power management solution which combines a synchronous buck controller, a 10-mA buffered reference and a high-current sink/source low-dropout linear regulator (LDO) in a small 20-pin HTSSOP package or a 24-pin QFN package.
PAGE 13
TPS51116 www.ti.com................................................................................................................................................................ SLUS609H – MAY 2004 – REVISED JULY 2009 VDDQ SMPS, Light Load Condition TPS51116 automatically reduces switching frequency at light load condition to maintain high efficiency. This reduction of frequency is achieved smoothly and without increase of VOUTripple or load regulation. Detail operation is described as follows.
PAGE 14
TPS51116 SLUS609H – MAY 2004 – REVISED JULY 2009................................................................................................................................................................ www.ti.com PWM Frequency and Adaptive On-Time Control TPS51116 employs adaptive on-time control scheme and does not have a dedicated oscillator on board.
PAGE 15
TPS51116 www.ti.com................................................................................................................................................................ SLUS609H – MAY 2004 – REVISED JULY 2009 Soft-Start and Powergood The soft start function of the SMPS is achieved by ramping up reference voltage and two-stage current clamp. At the starting point, the reference voltage is set to 650 mV (87% of its target value) and the overcurrent threshold is set half of the nominal value.
PAGE 16
TPS51116 SLUS609H – MAY 2004 – REVISED JULY 2009................................................................................................................................................................ www.ti.com VDDQ and VTT Discharge Control TPS51116 discharges VDDQ, VTTREF and VTT outputs during S3 and S5 are both low. There are two different discharge modes. The discharge mode can be set by connecting MODE pin as shown in Table 3. Table 3.
PAGE 17
TPS51116 www.ti.com................................................................................................................................................................ SLUS609H – MAY 2004 – REVISED JULY 2009 Overvoltage and Undervoltage Protection for VDDQ TPS51116 monitors a resistor divided feedback voltage to detect overvoltage and undervoltage. If VDDQSET is connected to V5IN or GND, the feedback voltage is made by an internal resistor divider inside VDDQSNS pin.
PAGE 18
TPS51116 SLUS609H – MAY 2004 – REVISED JULY 2009................................................................................................................................................................ www.ti.com APPLICATION INFORMATION Loop Compensation and External Parts Selection Current Mode Operation A buck converter using TPS51116 current mode operation can be partitioned into three portions, a voltage divider, an error amplifier and a switching modulator.
PAGE 19
TPS51116 www.ti.com................................................................................................................................................................ SLUS609H – MAY 2004 – REVISED JULY 2009 w P1 + w P2 + w P3 + w Z1 + w Z2 + 1 ǒCC R OǓ (10) RLǓ (11) 1 ǒCO 1 ǒCC2 RCǓ (12) 1 ǒCC RCǓ (13) ESRǓ (14) 1 ǒCO Usually, each frequency of those poles and zeros is lower than the 0 dB frequency, f0.
PAGE 20
TPS51116 SLUS609H – MAY 2004 – REVISED JULY 2009................................................................................................................................................................ www.ti.com of ceramic capacitor(s) is used, no need for CC2. 1 1 w z2 + + wp3 + ǒCO ESRǓ ǒC C2 RCǓ C C2 + ǒCO (20) ESRǓ RC (21) 6. Calculate CC. The purpose of CC is to cut DC component to obtain high DC feedback gain.
PAGE 21
TPS51116 www.ti.com................................................................................................................................................................ SLUS609H – MAY 2004 – REVISED JULY 2009 The external components selection is much simple in D-CAP™ mode. 1. Choose inductor. This section is the same as the current mode. Please refer to the instructions in the Current Mode Operation section. 2. Choose output capacitor(s).
PAGE 22
TPS51116 SLUS609H – MAY 2004 – REVISED JULY 2009................................................................................................................................................................ www.ti.com This thermal resistance strongly depends on the board layout. TPS51116 is assembled in a thermally enhanced PowerPAD™ package that has exposed die pad underneath the body. For improved thermal performance, this die pad needs to be attached to ground trace via thermal land on the PCB.
PAGE 23
TPS51116 www.ti.com................................................................................................................................................................ SLUS609H – MAY 2004 – REVISED JULY 2009 Figure 4. D-CAP™ Mode, PWP Package Figure 5. D-CAP™ Mode, RGE Package Table 4. D-CAP™ Mode Schematic Components SYMBOL SPECIFICATION MANUFACTURER R1 5.1 kΩ - R2 100 kΩ - R3 75 kΩ - R4 (100 × VVDDQ – 75) kΩ - PART NUMBER R5 5.
PAGE 24
TPS51116 SLUS609H – MAY 2004 – REVISED JULY 2009................................................................................................................................................................ www.ti.com Figure 6. Current Mode, PWP Package Figure 7. Current Mode, RGE Package Table 5. Current Mode Schematic Components 24 SYMBOL SPECIFICATION MANUFACTURER PART NUMBER R1 6 mΩ, 1% Vishay WSL-2521 0.006 R2 100 kΩ - - R5 5.
PAGE 25
TPS51116 www.ti.com................................................................................................................................................................ SLUS609H – MAY 2004 – REVISED JULY 2009 TYPICAL CHARACTERISTICS All data in the following graphs are measured from the PWP packaged device. V5IN SHUTDOWN CURRENT vs JUNCTION TEMPERATURE 2.0 1.0 1.8 0.9 IV5IN1 − V5IN Shutdown Current − µA IV5IN1 − V5IN Supply Current − mA V5IN SUPPLY CURRENT vs JUNCTION TEMPERATURE 1.6 1.
PAGE 26
TPS51116 SLUS609H – MAY 2004 – REVISED JULY 2009................................................................................................................................................................ www.ti.
PAGE 27
TPS51116 www.ti.com................................................................................................................................................................
PAGE 28
TPS51116 SLUS609H – MAY 2004 – REVISED JULY 2009................................................................................................................................................................ www.ti.com TYPICAL CHARACTERISTICS (continued) VTT OUTPUT VOLTAGE vs OUTPUT CURRENT (DDR) VTT OUTPUT VOLTAGE vs OUTPUT CURRENT (DDR2) 0.94 1.30 0.93 1.28 VVTT − VTT Output Voltage − V VVTT − VTT Output Voltage − V 1.29 1.27 1.26 VVLDOIN = 2.5 V 1.25 1.24 1.23 0.92 0.91 VVLDOIN = 1.8 V 0.
PAGE 29
TPS51116 www.ti.com................................................................................................................................................................ SLUS609H – MAY 2004 – REVISED JULY 2009 TYPICAL CHARACTERISTICS (continued) VTTREF OUTPUT VOLTAGE vs OUTPUT CURRENT (DDR3) VTT OUTPUT VOLTAGE vs OUTPUT CURRENT (DDR3) 0.765 0.79 DDR3 VVLDOIN = 1.5 V 0.78 IVTT - VTT Output Voltage - V IVTT - VTT Output Voltage - V 0.76 0.755 0.75 0.745 0.77 0.76 0.75 0.74 0.73 0.74 0.
PAGE 30
TPS51116 SLUS609H – MAY 2004 – REVISED JULY 2009................................................................................................................................................................ www.ti.com TYPICAL CHARACTERISTICS (continued) VVDDQ (50 mV/div) VVDDQ (50 mV/div) IVDDQ (2 A/div) IIND (5 A/div) VVTTREF (10 mV/div) VVTT (10 mV/div) IVDDQ (5 A/div) t − Time − 2 µs/div t − Time − 20 µs/div Figure 28. Ripple Waveforms - Heavy Load Condition Figure 29.
PAGE 31
TPS51116 www.ti.com................................................................................................................................................................ SLUS609H – MAY 2004 – REVISED JULY 2009 TYPICAL CHARACTERISTICS (continued) VDDQ VDDQ VTTREF VTTREF VTT VTT S5 S5 IVDDQ = IVTT = IVTTREF = 0 A IVDDQ = IVTT = IVTTREF = 0 A t − Time − 200 µs/div t − Time − 1 ms/div Figure 32. Soft-Start Waveforms Tracking Discharge Figure 33.
PAGE 32
TPS51116 SLUS609H – MAY 2004 – REVISED JULY 2009................................................................................................................................................................ www.ti.com TYPICAL CHARACTERISTICS (continued) VTT BODE PLOT, SINK (DDR2) GAIN AND PHASE vs FREQUENCY 80 180 60 135 Phase Gain − dB 20 90 45 0 Gain 0 −20 −45 −40 −90 Phase − ° 40 −135 −60 IVTT = 1 A −80 10 k 100 k 1M −180 10 M f − Frequency − Hz Figure 36.
PAGE 33
PACKAGE OPTION ADDENDUM www.ti.
PAGE 34
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) TPS51116PWPR HTSSOP PWP 20 2000 330.0 16.4 TPS51116RGER VQFN RGE 24 3000 330.0 TPS51116RGET VQFN RGE 24 250 180.0 TPS51116RGET VQFN RGE 24 250 180.0 6.95 7.1 1.6 8.0 16.0 Q1 12.4 4.25 4.25 1.15 8.0 12.0 Q2 12.4 4.3 4.3 1.1 8.0 12.
PAGE 35
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TPS51116PWPR HTSSOP PWP 20 2000 367.0 367.0 38.0 TPS51116RGER VQFN RGE 24 3000 367.0 367.0 35.0 TPS51116RGET VQFN RGE 24 250 195.0 200.0 45.0 TPS51116RGET VQFN RGE 24 250 210.0 185.0 35.
PAGE 36
PAGE 37
PAGE 38
PAGE 39
PAGE 40
PAGE 41
PAGE 42
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.