Datasheet

TPS43060
TPS43061
SLVSBP4C –DECEMBER 2012–REVISED SEPTEMBER 2013 www.ti.com
ELECTRICAL CHARACTERISTICS (continued)
V
IN
= 4.5 to 38 V, T
J
= -40ºC to +150ºC, unless otherwise noted. Typical values are at T
A
= 25ºC
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
v
CLK-H
RT/CLK high threshold 1.78 2 V
RT/CLK low threshold 0.4 1.35 V
f
CLK
PLL frequency sync range 300 1000 kHz
t
PLLIN
PLL lock in time 100 250 µs
t
PLLEXIT
Last RT/CLK falling edge to return to resistor timing mode if CLK is not present 140 250 µs
POWER SWITCH DRIVERS
V
IN
= 12 V - 40 V 2
TPS43060 Ω
V
IN
= 4.5 V 3
LDRV pull-up resistance
V
IN
= 12 V - 40 V 2.5
TPS43061 Ω
V
IN
= 4.5 V 3
R
LDRV
V
IN
= 12 V - 40 V 1.2
TPS43060 Ω
V
IN
= 4.5 V 2
LDRV pull-down resistance
V
IN
= 12 V - 40 V 1.6
TPS43061 Ω
V
IN
= 4.5 V 2
V
IN
= 12 V - 40 V 2
TPS43060 Ω
V
IN
= 4.5 V 2.8
HDRV pull-up resistance
V
IN
= 12 V - 40 V 5
TPS43061 Ω
V
IN
= 4.5 V 5.5
R
HDRV
V
IN
= 12 V - 40 V 1.2
TPS43060 Ω
V
IN
= 4.5 V 1.9
HDRV pull-down resistance
V
IN
= 12 V - 40 V 3
TPS43061 Ω
V
IN
= 4.5 V 3.7
TPS43060 15
High side gate rise time, 10% C
LOAD
= 2.2 nF,
t
HR
ns
to 90% V
IN
= 12 V - 40 V
TPS43061 20
TPS43060 10
High side gate fall time, 90% C
LOAD
= 2.2 nF,
t
HF
ns
to 10% V
IN
= 12 V - 40 V
TPS43061 15
TPS43060 15
Low side gate rise time, 10% C
LOAD
= 2.2 nF,
t
LR
ns
to 90% V
IN
= 12 V - 40 V
TPS43061 20
TPS43060 10
Low side gate fall time, 90% to C
LOAD
= 2.2 nF,
t
LF
ns
10% V
IN
= 12 V - 40 V
TPS43061 15
BOOT diode forward voltage
V
F
TPS43061 I
F
= 10 mA, T
A
= 25ºC 0.75 V
drop
I
BOOT
BOOT pin leakage current TPS43061 V
r
= 60 V 0.1 µA
t
ON
LDRV minimum on pulse width f
SW
= 500 kHz 100 ns
t
OFF
LDRV minimum off pulse width f
SW
= 500 kHz 250 ns
TPS43060, V
IN
= 12V 65 ns
C
LOAD
= open,
Time delay between LDRV V
IN
= 4.5V 75 ns
f
SW
= 500 kHz
fall(50%) to HDRV rise (50%),
TPS43061, V
IN
= 12V 65 ns
t
non-overlap1
C
LOAD
= open,
V
IN
= 4.5V 75 ns
f
SW
= 500 kHz
t
delay
TPS43060, V
IN
= 12V 65 ns
C
LOAD
= open,
Time delay between HDRV fall V
IN
= 4.5V 75 ns
f
SW
= 500 kHz
(50%) to LDRV rise (50%),
TPS43061, V
IN
= 12V 65 ns
t
non-overlap2
C
LOAD
= open,
V
IN
= 4.5V 75 ns
f
SW
= 500 kHz
6 Submit Documentation Feedback Copyright © 2012–2013, Texas Instruments Incorporated
Product Folder Links: TPS43060 TPS43061