Datasheet

1
10
1 90%
= =
-
OUT
IN
V
V
1
1
=
-
OUT
IN
V
V D
2
2 ´ ´ ´ ´
=
OUT OUT SW
IN
V I L f
D
V
-
=
OUT IN
OUT
V V
D
V
1.22 1
æ ö
= ´ +
ç ÷
è ø
SH
OUT
SL
R
V V
R
TPS43060
TPS43061
www.ti.com SLVSBP4C –DECEMBER 2012–REVISED SEPTEMBER 2013
• V
STOP
is the desired turn-off voltage at the VIN pin
• V
EN_ON
is EN pin voltage threshold to enable the device, 1.21V (typical)
• V
EN_DIS
is EN pin voltage threshold to disable the device, 1.14V (typical)
• I
EN_hys
is the hysteresis current inside the device, 3.2μA (typical)
• I
EN_pup
is the internal pull-up current at EN pin, 1.8μA (typical)
VOLTAGE REFERENCE AND SETTING OUTPUT VOLTAGE
An internal voltage reference provides a precise 1.22 V voltage reference at the error amplifier non-inverting
input. To set the output voltage, select the FB pin resistor R
SH
and R
SL
according to Equation 4.
(4)
MINIMUM ON-TIME AND PULSE SKIPPING
The TPS43060 and TPS43061 also feature a minimum on-time of 100 ns for the low-side gate driver. This
minimum on-time determines the minimum duty cycle of the PWM for any set switching frequency. When the
voltage regulation loop requires a minimum on-time pulse width less than 100 ns, the controller enters pulse-
skipping mode. In this mode, the devices hold the power switch off for multiple switching cycles to prevent the
output voltage from rising above the desired regulated voltage. This operation typically occurs in light load
conditions when the DC-DC converter operates in discontinuous conduction mode. Pulse skipping increases the
output ripple as shown in Figure 27.
ZERO-CROSS-DETECTION and DUTY CYCLE
The TPS43060 and TPS43061 feature zero-cross-detection which turns off high side driver when the sensed
current falls below the reverse current sense threshold (3.8 mV typical), then the converter runs in discontinuous
conduction mode (DCM). The duty cycle is dependent on the mode in which the converter is operating. The duty
cycle in DCM varies widely with changes of the load. In CCM, where the inductor maintains a minimum dc
current, the duty cycle is related primarily to the input and output voltages as computed in Equation 5.
(5)
When the converter operates in DCM, the duty cycle is a function of the load, input and output voltages,
inductance and switching frequency in Equation 6.
(6)
Equation 5 and Equation 6 provide an estimation of the duty cycle. A more accurate duty cycle can be calculated
by including the voltage drops of the external MOSFETs, sense resistor and DCR of the inductor.
MINIMUM OFF-TIME and MAXIMUM DUTY CYCLE
The low side driver LDRV of TPS43060 and TPS43061 has a minimum off-time of 250 ns or 5% of the switching
cycle period whichever is longer. Figure 19 shows Maximum duty cycle vs. Switching Frequency. The maximum
duty cycle limits the maximum achievable step-up ratio in a Boost converter. When the converter operates in
CCM, the step-up ratio of the boost converter can be calculated using Equation 7.
(7)
For instance, if the maximum duty cycle is 90%, the achievable maximum output voltage to input voltage ratio is
limited to:
(8)
Copyright © 2012–2013, Texas Instruments Incorporated Submit Documentation Feedback 13
Product Folder Links: TPS43060 TPS43061