Datasheet

Q VDD VDD(en)
P V I= ´
f
G VDD g SW
P V Q= ´ ´
E VDD EXT
P V I= ´
TPS40210, TPS40211
SLUS772E –MARCH 2008– REVISED OCTOBER 2011 www.ti.com
BP Regulator
The TPS40210/11 has an on board linear regulator the supplies power for the internal circuitry of the controller,
including the gate driver. This regulator has a nominal output voltage of 8 V and must be bypassed with a 1-μF
capacitor. If the voltage at the VDD pin is less than 8 V, the voltage on the BP pin will also be less and the gate
drive voltage to the external FET is reduced from the nominal 8 V. This should be considered when choosing a
FET for the converter.
Connecting external loads to this regulator can be done, but care must be taken to ensure that the thermal rating
of the device is observed since there is no thermal shutdown feature in this controller. Exceeding the thermal
ratings cause out of specification behavior and can lead to reduced reliability. The controller dissipates more
power when there is an external load on the BP pin and is tested for dropout voltage for up to 5-mA load. When
the controller is in the disabled state, the BP pin regulator also shuts off so loads connected there power down
as well. When the controller is disabled with the DIS/EN pin, this regulator is turned off.
The total power dissipation in the controller can be calculated as follows. The total power is the sum of P
Q
, P
G
and P
E
.
(19)
(20)
(21)
Where:
• P
Q
is the quiescent power of the device in W
• V
VDD
is the VDD pin voltage in V
• I
VDD(en)
is the quiescent current of the controller when enabled but not switching in A
• P
G
is the power dissipated by driving the gate of the FET in W
• Q
g
is the total gate charge of the FET at the voltage on the BP pin in C
• f
SW
is the switching frequency in Hz
• P
E
is the dissipation caused be external loading of the BP pin in W
• I
EXT
is the external load current in A
Shutdown (DIS/EN Pin)
The DIS/EN pin is an active high shutdown command for the controller. Pulling this pin above 1.2 V causes the
controller to completely shut down and enter a low current consumption state. In this state, the regulator
connected to the BP pin is turned off. There is an internal 1.1-MΩ pull-down resistor connected to this pin that
keeps the pin at GND level when left floating. If this function is not used in an application, it is best to connect
this pin to GND.
20 Submit Documentation Feedback Copyright © 2008–2011, Texas Instruments Incorporated
Product Folder Link(s): TPS40210 TPS40211