Datasheet
6
10
fb
R
R
K =
( )
D1RDR)S(Z)S(Z
)S(Z
)S(X
SRSWLOUT
OUT
LC
-´+´++
=
V
IN
V
SW
R
SR
C
OUT
V
OUT
R
LOAD
R
SW
1-D
D
L
( )
( )
)S(XKSKKT
LCPWMEAFBSV
´´´=
TPS40200-Q1
www.ti.com
SLUS739E –SEPTEMBER 2006–REVISED JULY 2013
Step 5
Calculate the gain elements in the system to determine the gain required by the error amplifier to make the
overall gain 0 dB at 35 kHz:
Where:
K
FB
is the output voltage setting divider
K
EA
is the error amplifier feedback
K
PWM
is the modulator gain
X
LC
is the filter transfer function
With reference to Figure 43, the output filter's transfer characteristic X
LC
(S) can be estimated by the following:
Figure 43. Output Filter Analysis
Where:
Z
OUT
is the parallel combination of output
capacitor(s) and the load
R
SW
is the R
DS(on)
of the switching FET plus the
current-sense resistor
R
SR
is the resistance of the synchronous rectifier
D is the duty cycle estimated as 3.3 / 12 = 0.27
To evaluate X
LC
(S) at 35 kHz use the following:
• Z
OUT
(S) at 35 kHz, which is dominated by the output capacitorr's ESR; estimated to be 400 mΩ
• Z
L
(S) at 35 KHz is 7.25 Ω
• R
SW
= 0.95 mΩ, including the R
LIM
resistance
• R
SR
= 100 mΩ
Using these numbers, X
LC
(S) = 0.04 or -27.9 dB.
The feedback network has a gain to the error amplifier given by:
Where for 3.3 V
OUT
, R6 = 26.7 kΩ
Using the values in this application, K
fb
= 11.4 dB.
The modulator has a gain of 10 that is flat to well beyond 35 kHz, so K
PWM
= 20 dB.
To acheive 0 dB overall gain, the amplifier and feedback gain must be set to 7.9 dB (20 dB - 27.9 dB)
The amplifier gain, including the feedback gain, K
fb
, can be approximated by this expression:
Copyright © 2006–2013, Texas Instruments Incorporated Submit Documentation Feedback 27