Datasheet

TPS40200-HT
www.ti.com SGLS400C –OCTOBER 2009–REVISED DECEMBER 2012
ELECTRICAL CHARACTERISTICS (continued)
–55°C < T
A
= T
J
< 210°C, VDD = 12 V, f
OSC
= 100 kHz (unless otherwise noted)
T
A
= –55°C TO 125°C T
A
= 175°C
(1)
T
A
= 210°C
PARAMETER TEST CONDITIONS UNIT
MIN TYP MAX MIN TYP MAX MIN TYP MAX
Soft Start
Internal
soft-start
R
SS(chg)
65 75 170 63 80 170 60 80 170 kΩ
pullup
resistance
Internal
soft-start
R
SS(dchg)
190 217 485 175 258 485 165 212 485 kΩ
pulldown
resistance
Soft-start
V
SSRST
reset 100 152 200 100 152 1000 100 150 1700 mV
threshold
Overcurrent Protection
Over-
V
ILIM
current 35 100 150 35 108 150 35 108 150 mV
threshold
Over-
OC
DF
current duty 2 2 %
cycle
(2)
Over-
current
V
ILIM(rst)
90 105 200 90 110 200 90 110 200 mV
reset
threshold
Oscillator
Oscillator
frequency 35 500 35 500 35 500
range
(2)
f
OSC
R
RC
= 200 kΩ, kHz
85 90 115 85 92 115 84 94 115
C
RC
= 470 pF
Oscillator
frequency
R
RC
= 68.1 kΩ,
255 280 345 255 274 345 255 270 345
C
RC
= 470 pF
Frequency 12 V < VDD < 52 V –9 0 –9 0 –9 0
line %
4.5 V < VDD < 12 V –20 0 –20 0 –20 0
regulation
Ramp
V
RMP
4.5 V < VDD < 52 V VDD÷10 VDD÷10 VDD÷10 V
amplitude
Pulse-Width Modulator
Minimum VDD = 12 V 360 500 445 900 525 980
t
MIN
controllable ns
VDD = 30 V 170 250 176 450 240 480
pulse width
f
OSC
= 100 kHz,
93 98 93 98 93 100
C
L
= 470 pF
Maximum
D
MAX
%
duty cycle
f
OSC
= 300 kHz,
87 96 87 96 87 96
C
L
= 470 pF
Modulator
and
K
PWM
8 10 12 8 10 12 8 10 12 V/V
power-stage
dc gain
Error Amplifier
Input bias
I
IB
100 250 130 440 680 1500 nA
current
Open-loop
AOL 60 80 60 80 60 80 dB
gain
(2)
Unity gain
GBWP 1.5 3 2.5 2.5 MHz
bandwidth
(2)
Output
V
FB
= 0.6 V,
I
COMP(src)
source 100 250 100 250 100 250 μA
COMP = 1 V
current
Output sink V
FB
= 1.2 V,
I
COMP(snk)
1.0 2.5 1 2.5 1 2.5 mA
current COMP = 1 V
(2) By design only. Not tested in production.
Copyright © 2009–2012, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Links: TPS40200-HT