Datasheet
TPS40077
www.ti.com
..................................................................................................................................................... SLUS714D – JANUARY 2007 – REVISED APRIL 2009
ELECTRICAL CHARACTERISTICS (continued)
T
A
= – 40 ° C to 85 ° C, V
IN
= 12 V
dc
, R
T
= 90.9 k Ω , I
KFF
= 300 µ A, f
SW
= 500 kHz, all parameters at zero power dissipation
(unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
SHORT-CIRCUIT CURRENT PROTECTION
I
ILIM
Current sink into current limit 80 105 125 µ A
V
ILIM(ofst)
Current limit offset voltage (V
SW
– V
ILIM
) V
ILIM
= 11.5 V, V
VDD
= 12 V – 75 – 50 – 30 mV
t
HSC
Minimum HDRV pulse duration During short circuit 135 225 ns
Propagation delay to output
(2)
50 ns
t
BLANK
Blanking time
(2)
50 ns
t
OFF
Off time during a fault (SS cycle times) 7 Cycles
Switching level to end precondition
V
SW
2 V
(V
VDD
– V
SW
)
(2)
t
PC
Precondition time
(2)
100 ns
V
ILIM
Current limit precondition voltage threshold
(2)
6.8 V
OUTPUT DRIVERS
t
HFALL
High-side driver fall time (HDRV – SW)
(2)
36 ns
C
HDRV
= 2200 pF
t
HRISE
High-side driver rise time (HDRV – SW)
(2)
48 ns
t
HFALL
High-side driver fall time (HDRV – SW)
(2)
72 ns
C
HDRV
= 2200 pF, V
VDD
= 4.5 V,
0.2 V ≤ V
SS
≤ 4 V
t
HRISE
High-side driver rise time (HDRV – SW)
(2)
96 ns
t
LFALL
Low-side driver fall time
(2)
24 ns
C
LDRV
= 2200 pF
t
LRISE
Low-side driver rise time
(2)
48 ns
t
LFALL
Low-side driver fall time
(2)
48 ns
C
LDRV
= 2200 pF, V
VDD
= 4.5 V,
0.2 V ≤ V
SS
≤ 4 V
t
LRISE
Low-side driver rise time
(2)
96 ns
I
HDRV
= – 0.01 A 0.7 1
High-level output voltage, HDRV
V
OH
V
(V
BOOST
– V
HDRV
)
I
HDRV
= – 0.1 A 0.95 1.3
I
HDRV
= 0.01A 0.06 0.1
V
OL
Low-level output voltage, HDRV (V
HDRV
– V
SW
) V
I
HDRV
= 0.1 A 0.65 1
I
LDRV
= – 0.01A 0.65 1
High-level output voltage, LDRV
V
OH
V
(V
DBP
– V
LDRV
)
I
LDRV
= – 0.1 A 0.875 1.2
I
LDRV
= 0.01 A 0.03 0.05
V
OL
Low-level output voltage, LDRV V
I
LDRV
= 0.1 A 0.3 0.5
BOOST REGULATOR
V
BOOST
Output voltage V
DD
= 12 V 15.2 17 V
UVLO
V
UVLO
Programmable UVLO threshold voltage R
KFF
= 90.9 k Ω , turn-on, V
VDD
rising 6.2 7.2 8.2
Programmable UVLO hysteresis R
KFF
= 90.9 k Ω 1.1 1.55 2 V
Fixed UVLO threshold voltage Turn-on, V
VDD
rising 4.15 4.3 4.45
Fixed UVLO hysteresis 275 365 mV
POWER GOOD
V
PG
Power-good voltage I
PG
= 1 mA 370 500
V
OH
High-level output voltage, FB 770 mV
V
OL
Low-level output voltage, FB 630
THERMAL SHUTDOWN
Shutdown temperature threshold
(2)
165
° C
Hysteresis
(2)
15
(2) Ensured by design. Not production tested.
Copyright © 2007 – 2009, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Link(s) :TPS40077