Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsPMICsPMIC - voltage regulators - DC DC switch controllers HTSSOP 16

FEATURES CONTENTS

DESCRIPTION

APPLICATIONS

SIMPLIFIED APPLICATION DIAGRAM

KFF

LVPB

SGND

VDD

HDRV

DBP

4 PGD

ILIM

TPS40077PWP

6 SS

7 FB

8 COMP

14BOOST

LDRV

PGND

OUT

Powergood

VDDVDD

OUT

UDG-09041

TPS40077

www.ti.com

..................................................................................................................................................... SLUS714D – JANUARY 2007 – REVISED APRIL 2009

HIGH-EFFICIENCY, MIDRANGE-INPUT, SYNCHRONOUS

BUCK CONTROLLER WITH VOLTAGE FEED-FORWARD

• Operation Over 4.5-V to 28-V Input Range

Device Ratings . . . . . . . . . . . . . . . . . . . . . . . . 2

• Programmable, Fixed-Frequency, up to 1-MHz,

Voltage-Mode Controller Electrical Characteristics . . . . . . . . . . . . . . . . . 4

• Predictive Gate Drive™ Anti-Cross-Conduction

Terminal Information . . . . . . . . . . . . . . . . . . . . 11

Circuitry

Application Information . . . . . . . . . . . . . . . . . . 14

• < 1% Internal 700-mV Reference

Example Applications . . . . . . . . . . . . . . . . . . . 23

• Internal Gate Drive Outputs for High-Side and

References . . . . . . . . . . . . . . . . . . . . . . . . . . . 36

Synchronous N-Channel MOSFETs

• 16-Pin PowerPAD™ Package

• Thermal Shutdown Protection

The TPS40077 is a midvoltage, wide-input (4.5-V to

• Pre-Bias Compatible

28-V), synchronous, step-down controller, offering

• Power-Stage Shutdown Capability

design flexibility for a variety of user-programmable

• Programmable High-Side Sense Short-Circuit

functions, including soft start, UVLO, operating

Protection

frequency, voltage feed-forward, and high-side,

FET-sensed, short-circuit protection.

• Power Modules

• Networking/Telecom

• PCI Express

• Industrial

• Servers

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2 Predictive Gate Drive, PowerPAD are trademarks of Texas Instruments.

3 All other trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (45 pages)

PAGE 1
TPS40077 www.ti.com ..................................................................................................................................................... SLUS714D – JANUARY 2007 – REVISED APRIL 2009 HIGH-EFFICIENCY, MIDRANGE-INPUT, SYNCHRONOUS BUCK CONTROLLER WITH VOLTAGE FEED-FORWARD FEATURES CONTENTS 1 • Operation Over 4.
PAGE 2
TPS40077 SLUS714D – JANUARY 2007 – REVISED APRIL 2009 ..................................................................................................................................................... www.ti.com DESCRIPTION (CONTINUED) The TPS40077 drives external N-channel MOSFETs using second-generation, predictive-gate drive to minimize conduction in the body diode of the low-side FET and maximize efficiency.
PAGE 3
TPS40077 www.ti.com ..................................................................................................................................................... SLUS714D – JANUARY 2007 – REVISED APRIL 2009 PACKAGE DISSIPATION RATINGS Thermal Impedance, Junction-to-Ambient (1) (1) TA = 25°C Power Rating TA = 85°C Power Rating Natural convection 37°C/W 2.7 W 1.08 W 150 LFM airflow 30°C/W 3.33 W 1.33 W 250 LFM airflow 28°C/W 3.57 W 1.42 W 500 LFM airflow 26°C/W 3.84 W 1.
PAGE 4
TPS40077 SLUS714D – JANUARY 2007 – REVISED APRIL 2009 ..................................................................................................................................................... www.ti.com ELECTRICAL CHARACTERISTICS TA = –40°C to 85°C, VIN = 12 Vdc, RT = 90.9 kΩ, IKFF = 300 µA, fSW = 500 kHz, all parameters at zero power dissipation (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT INPUT SUPPLY VVDD Input voltage range, VIN 4.5 28 V 2.5 3.5 mA 3.
PAGE 5
TPS40077 www.ti.com ..................................................................................................................................................... SLUS714D – JANUARY 2007 – REVISED APRIL 2009 ELECTRICAL CHARACTERISTICS (continued) TA = –40°C to 85°C, VIN = 12 Vdc, RT = 90.
PAGE 6
TPS40077 SLUS714D – JANUARY 2007 – REVISED APRIL 2009 ..................................................................................................................................................... www.ti.com TYPICAL CHARACTERISTICS LVBP VOLTAGE vs JUNCTION TEMPERATURE DBP VOLTAGE vs JUNCTION TEMPERATURE 8.15 4.30 8.10 VDD = 28 V VDD = 28 V VDBP − DBP Voltage − V VLVPP − LVBP Voltage − V 4.25 4.20 VDD = 12 V 4.15 4.10 4.05 8.05 8.00 VDD = 12 V 7.95 7.90 7.85 4.
PAGE 7
TPS40077 www.ti.com .....................................................................................................................................................
PAGE 8
TPS40077 SLUS714D – JANUARY 2007 – REVISED APRIL 2009 ..................................................................................................................................................... www.ti.com TYPICAL CHARACTERISTICS (continued) MAXIMUM DUTY CYCLE vs JUNCTION TEMPERATURE UNDERVOLTAGE LOCKOUT vs JUNCTION TEMPERATURE 93 VUVLO − Undervoltage Lockout Threshold − V 4.
PAGE 9
TPS40077 www.ti.com ..................................................................................................................................................... SLUS714D – JANUARY 2007 – REVISED APRIL 2009 TYPICAL CHARACTERISTICS (continued) ERROR AMPLIFIER INPUT BIAS CURRENT vs JUNCTION TEMPERATURE MINIMUM OUTPUT VOLTAGE vs FREQUENCY 5.0 −10 −20 −30 −40 −50 −60 VIN = 8 V 2.5 2.0 1.0 25 50 75 100 0.5 100 125 VIN = 10 V 3.0 −80 0 VIN = 18 V VIN = 15 V VIN = 12 V 3.5 1.
PAGE 10
TPS40077 SLUS714D – JANUARY 2007 – REVISED APRIL 2009 ..................................................................................................................................................... www.ti.
PAGE 11
TPS40077 www.ti.com ..................................................................................................................................................... SLUS714D – JANUARY 2007 – REVISED APRIL 2009 TYPICAL CHARACTERISTICS (continued) INPUT VOLTAGE vs LOW-VOLTAGE BYPASS VOLTAGE VDBP − Low Voltage Bypass Voltage − V 4.50 4.45 4.40 4.35 4.30 4.25 4.20 4.15 4.10 4.05 4.00 5 10 15 20 25 VDD − Input Voltage − V 30 G025 Figure 21.
PAGE 12
TPS40077 SLUS714D – JANUARY 2007 – REVISED APRIL 2009 ..................................................................................................................................................... www.ti.com Table 1. Terminal Functions TERMINAL I/O DESCRIPTION NAME NO. BOOST 14 I The peak voltage on BOOST is equal to the SW node voltage plus the voltage present at DBP less the bootstrap diode drop. This drop can be 1.
PAGE 13
TPS40077 www.ti.com .....................................................................................................................................................
PAGE 14
TPS40077 SLUS714D – JANUARY 2007 – REVISED APRIL 2009 ..................................................................................................................................................... www.ti.com APPLICATION INFORMATION The TPS40077 allows the user to construct synchronous voltage-mode buck converters with inputs ranging from 4.5 V to 28 V and outputs as low as 700 mV.
PAGE 15
TPS40077 www.ti.com ..................................................................................................................................................... SLUS714D – JANUARY 2007 – REVISED APRIL 2009 V IN * 8 V R SR 0.2 V Rt f SW Q g(TOT) ) I DD Cu (1) (2) where • • • • • VVIN is the final value of the input voltage ramp fSW is the switching frequency Qg(TOT) is the combined total gate charge for both upper and lower MOSFETs (from MOSFET data sheet) IDD is the TPS40077 input current (3.
PAGE 16
TPS40077 SLUS714D – JANUARY 2007 – REVISED APRIL 2009 ..................................................................................................................................................... www.ti.com VIN VIN SW SW RAMP VPEAK COMP COMP RAMP VVALLEY tON1 t d + ON T T1 tON2 T2 tON1 > tON2 and d1 > d2 VDG−03172 Figure 23.
PAGE 17
TPS40077 www.ti.com ..................................................................................................................................................... SLUS714D – JANUARY 2007 – REVISED APRIL 2009 PROGRAMMING SHORT-CIRCUIT PROTECTION The TPS40077 uses a two-tier approach for short-circuit protection. The first tier is a pulse-by-pulse protection scheme.
PAGE 18
TPS40077 SLUS714D – JANUARY 2007 – REVISED APRIL 2009 ..................................................................................................................................................... www.ti.com The second-tier protection incorporates a fault counter. The fault counter is incremented on each cycle with an overcurrent pulse and decremented on a clock cycle without an overcurrent pulse. When the counter reaches seven (7), a fault condition is declared by the controller.
PAGE 19
TPS40077 www.ti.com ..................................................................................................................................................... SLUS714D – JANUARY 2007 – REVISED APRIL 2009 HDRV Clock tBLANKING VILIM VVIN − VSW SS 7 Current-Limit Trips (HDRV Cycle Terminated by Current-Limit Trip) 7 Soft-Start Cycles VDG−03174 Figure 25. Typical Fault Protection Waveforms LOOP COMPENSATION Voltage-mode, buck-type converters are typically compensated using Type III networks.
PAGE 20
TPS40077 SLUS714D – JANUARY 2007 – REVISED APRIL 2009 ..................................................................................................................................................... www.ti.com TPS40077 6 SS Shutdown S0204-01 Figure 26. TPS40077 Shutdown In a similar manner, power supplies based on the TPS40077 can be sequenced by connecting the PGD pin of the first supply to come up to the SS pin of the second supply as shown in Figure 27.
PAGE 21
TPS40077 www.ti.com ..................................................................................................................................................... SLUS714D – JANUARY 2007 – REVISED APRIL 2009 INTERNAL REGULATORS The internal regulators are linear regulators that provide controlled voltages from which the drivers and the internal circuitry operate. The DBP pin is connected to a nominal 8-V regulator that provides power for the driver circuits.
PAGE 22
TPS40077 SLUS714D – JANUARY 2007 – REVISED APRIL 2009 ..................................................................................................................................................... www.ti.com ǒƪ ǒT J*T AǓ ƫ ǒq JA V DDǓ f SW + ǒ2 * IQ Ǔ (Hz) Q gǓ (17) BOOST DIODE The TPS40077 series has internal diodes to charge the boost capacitor connected from SW to BOOST. The drop across these diodes is rather large, 1.4 V nominal, at room temperature.
PAGE 23
TPS40077 www.ti.com ..................................................................................................................................................... SLUS714D – JANUARY 2007 – REVISED APRIL 2009 APPLICATION 1: BUCK REGULATOR 8-V TO 16-V INPUT, 1.8-V OUTPUT AT 10 A Table 3.
PAGE 24
TPS40077 SLUS714D – JANUARY 2007 – REVISED APRIL 2009 ..................................................................................................................................................... www.ti.
PAGE 25
TPS40077 www.ti.com ..................................................................................................................................................... SLUS714D – JANUARY 2007 – REVISED APRIL 2009 200 50 45 180 Phase 160 35 140 30 120 25 100 20 80 15 60 Gain 10 40 5 20 0 100 1k Phase − ° Gain − dB 40 10k 100k 0 1M f − Frequency − Hz G027 Figure 30.
PAGE 26
TPS40077 SLUS714D – JANUARY 2007 – REVISED APRIL 2009 ..................................................................................................................................................... www.ti.com Output Capacitor, COUT, ELCO and MLCC Several parameters must be considered when selecting the output capacitor. The capacitance value should be selected based on the output overshoot, VOVER, and undershoot, VUNDER, during a transient load, ISTEP, on the converter.
PAGE 27
TPS40077 www.ti.com ..................................................................................................................................................... SLUS714D – JANUARY 2007 – REVISED APRIL 2009 this is 11 V. Once the above boundary parameters are defined, the next step in selecting the switching MOSFET is to select the key performance parameters. Efficiency is the performance characteristic which drives the other selection criteria. Target efficiency for this design is 90%. Based on 1.
PAGE 28
TPS40077 SLUS714D – JANUARY 2007 – REVISED APRIL 2009 ..................................................................................................................................................... www.ti.
PAGE 29
TPS40077 www.ti.com ..................................................................................................................................................... SLUS714D – JANUARY 2007 – REVISED APRIL 2009 Soft-Start Capacitor, CSS It is good practice to limit the rise time of the output voltage. This helps prevent output overshoot and possible damage to the load. The selection of the soft-start time is arbitrary.
PAGE 30
TPS40077 SLUS714D – JANUARY 2007 – REVISED APRIL 2009 ..................................................................................................................................................... www.ti.com CBOOST u Q g(TOTAL) DV BOOST (43) The total gate charge of the switching MOSFET is 23 nC. A minimum CBOOST of 0.092 µF is required. A 0.1 µF capacitor was chosen. This capacitor must be able to withstand the maximum input voltage plus the maximum voltage on DBP. This is 13.2 V plus 9.
PAGE 31
TPS40077 www.ti.com ..................................................................................................................................................... SLUS714D – JANUARY 2007 – REVISED APRIL 2009 30 20 Double Pole 10 ESR Zero Gain − dB 0 −10 ESR = 0.16 Ω Slope = –20 dB/Decade −20 −30 −40 −50 −60 0.1 1 10 100 1k f − Frequency − kHz G028 Figure 31. PWM and LC Filter Gain The next step is to establish the required compensation gain to achieve the desired overall system response.
PAGE 32
TPS40077 SLUS714D – JANUARY 2007 – REVISED APRIL 2009 ..................................................................................................................................................... www.ti.com 40 30 High-Frequency Gain Gain − dB 20 10 0 −10 fZ1 fZ2 fP1 fP2 −20 0.1 1 10 100 1k f − Frequency − kHz G029 Figure 33. Type-III Compensation Typical Bode Plot The high-frequency gain and the break (pole and zero) frequencies are calculated using the following equations.
PAGE 33
TPS40077 www.ti.com ..................................................................................................................................................... SLUS714D – JANUARY 2007 – REVISED APRIL 2009 5. The required gain of 16.9 dB and Equation 51 sets the value for RPZ2. RPZ2 = 21.5 kΩ. 6. CZ2 is calculated using Equation 55 and the desired frequency for the second zero, CZ2 = 1.7 nF, or using standard values, 1.8 nF. 7.
PAGE 34
TPS40077 SLUS714D – JANUARY 2007 – REVISED APRIL 2009 ..................................................................................................................................................... www.ti.com EXAMPLE APPLICATIONS + VDD 12 V – R6 165 kW R9 2 kW TPS40077PWP R2 165 kW 1 KFF ILIM 16 2 RT VDD 15 3 LVBP BOOST 14 4 PGD HDRV 13 5 SGND SW 12 6 SS DBP 11 C3 22 nF C5 5.6 nF C12 22 mF C10 0.1 mF C2 0.
PAGE 35
TPS40077 www.ti.com ..................................................................................................................................................... SLUS714D – JANUARY 2007 – REVISED APRIL 2009 + VDD 12 V – R6 165 kW R9 2 kW TPS40077PWP R2 165 kW 1 KFF ILIM 16 2 RT VDD 15 3 LVBP BOOST 14 4 PGD HDRV 13 5 SGND SW 12 6 SS DBP 11 C3 22 nF C5 5.6 nF C12 22 mF C10 0.1 mF C2 0.1 mF R5 10 kW C7 10 pF FB 8 COMP C4 470 pF LDRV 10 PGND 9 C8 0.
PAGE 36
TPS40077 SLUS714D – JANUARY 2007 – REVISED APRIL 2009 ..................................................................................................................................................... www.ti.com + VDD 5V – R6 47 kW R2 90.1 kW 1 KFF ILIM 16 2 RT VDD 15 C12 22 mF C10 0.1 mF C2 0.1 mF C3 22 nF C7 10 pF R9 2 kW TPS40077PWP 3 LVBP BOOST 14 4 PGD HDRV 13 5 SGND SW 12 6 SS DBP 11 R5 10 kW C5 5.6 nF 7 FB 8 COMP C4 470 pF LDRV 10 PGND 9 C8 0.
PAGE 37
PACKAGE OPTION ADDENDUM www.ti.
PAGE 38
PACKAGE OPTION ADDENDUM www.ti.
PAGE 39
PACKAGE MATERIALS INFORMATION www.ti.com 8-Apr-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device TPS40077PWPR Package Package Pins Type Drawing SPQ HTSSOP 2000 PWP 16 Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) 330.0 12.4 Pack Materials-Page 1 6.9 B0 (mm) K0 (mm) P1 (mm) 5.6 1.6 8.0 W Pin1 (mm) Quadrant 12.
PAGE 40
PACKAGE MATERIALS INFORMATION www.ti.com 8-Apr-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TPS40077PWPR HTSSOP PWP 16 2000 367.0 367.0 35.
PAGE 41
PAGE 42
PAGE 43
PAGE 44
PAGE 45
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.