Datasheet
Pull-up
50 μA
V
TPS3836
TPS3837
TPS3838
www.ti.com
SLVS292E –JUNE 2000–REVISED OCTOBER 2010
RECOMMENDED OPERATING CONDITIONS
MIN MAX UNIT
Supply voltage, V
DD
1.6 6 V
Voltage range, CT, MR, RESET, and RESET pins 0 V
DD
+ 0.3 V
High-level input voltage, V
IH
0.7 × V
DD
V
Low-level input voltage, V
IL
0.3 × V
DD
V
Input transition rise and fall rate at MR, Δt/ΔV 100 ns/V
Operating temperature range, T
A
–40 +85 °C
Pull-up resistor value, RESET pin (TPS3838 only) Ω
ELECTRICAL CHARACTERISTICS
Over recommended operating conditions, unless otherwise noted.
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
RESET V
DD
= 3.3 V, I
OH
= –2 mA
(TPS3836)
V
DD
= 6 V, I
OH
= –3 mA
V
OH
High-level output voltage 0.8 × V
DD
V
RESET V
DD
= 1.8 V, I
OH
= –1 mA
(TPS3837)
V
DD
= 3.3 V, I
OL
= –2 mA
RESET V
DD
= 1.8 V, I
OL
= 1 mA
(TPS3836,
V
DD
= 3.3 V, I
OL
= 2 mA
TPS3838)
V
OL
Low-level output voltage 0.4 V
RESET V
DD
= 3.3 V, I
OL
= 2 mA
(TPS3837)
V
DD
= 6 V, I
OL
= 3 mA
TPS3836,
V
DD
≥ 1.1 V, I
OL
= 50 mA 0.2 V
TPS3838
Power-up reset voltage
(1)
TPS3837 V
DD
≥ 1.1 V, I
OL
= –50 mA 0.8 × V
DD
V
TPS383xE18 1.66 1.71 1.74
TPS383xJ25 2.18 2.25 2.29
Negative-going input threshold
V
IT
TPS383xH30 T
A
= –40°C to +85°C 2.70 2.79 2.85 V
voltage
(2)
TPS383xL30 2.56 2.64 2.69
TPS383xK33 2.84 2.93 2.99
1.7 V < V
IT
< 2.5 V 30
V
HYS
Hysteresis at V
DD
input 2.5 V < V
IT
< 3.5 V 40 mV
3.5 V < V
IT
< 5 V 50
MR
(3)
MR = 0.7 × V
DD
, V
DD
= 6 V –40 –60 –100 mA
I
IH
High-level input current
CT CT = V
DD
= 6 V –25 +25 nA
MR
(3)
MR = 0 V, V
DD
= 6 V –130 –200 –340 mA
I
IL
Low-level input current
CT CT = 0 V, V
DD
= 6 V –25 +25 nA
I
OH
High-level output current TPS3838 V
DD
= V
IT
+ 0.2 V, V
OH
= V
DD
25 nA
V
DD
> V
IT
, V
DD
< 3 V 220 400
nA
I
DD
Supply current V
DD
> V
IT
, V
DD
> 3 V 250 450
V
DD
< V
IT
10 15 mA
Internal pull-up resistor at MR 30 kΩ
C
I
Input capacitance at MR and CT V
I
= 0 V to V
DD
5 pF
(1) The lowest voltage at which the RESET output becomes active. t
R
, V
DD
≥ 15 ms/V.
(2) To ensure best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1 mF) should be placed near the supply terminal.
(3) If manual reset is unused, MR should be connected to V
DD
to minimize current consumption.
Copyright © 2000–2010, Texas Instruments Incorporated Submit Documentation Feedback 3