Datasheet

Delay (s) = C
T
(nF) + 0.5 x 10
−3
(s)
20ms Delay
300ms Delay
(c)
(b)
(a)
175
3.3V
TPS3808G33
V
DD
SENSE
C
T
RESET
3.3V
TPS3808G33
V
DD
SENSE
C
T
C
T
RESET
3.3V
TPS3808G33
V
DD
SENSE
C
T
50k
RESET
C
T
(nF) +
ƪ
t
D
(s)*0.5 10
*3
(s)
ƫ
175
3.3V
TPS3808xxx
V
DD
SENSE
C
T
90k
GND
TPS3808-Q1
www.ti.com
SBVS085H JANUARY 2007REVISED JUNE 2012
Figure 11. Using an External MOSFET to Minimize I
DD
When MR Signal Does Not Go to V
DD
Selecting the Reset Delay Time
The TPS3808 has three options for setting the RESET delay time as shown in Figure 12. Figure 12a shows the
configuration for a fixed 300-ms typical delay time by tying C
T
to V
DD
; a resistor from 40 k to 200 k must be
used. Supply current is not affected by the choice of resistor. Figure 12b shows a fixed 20-ms delay time by
leaving the C
T
pin open. Figure 12c shows a ground referenced capacitor connected to C
T
for a user-defined
program time between 1.25 ms and 10 s.
The capacitor C
T
should be 100 pF nominal value in order for the TPS3808 to recognize that the capacitor is
present. The capacitor value for a given delay time can be calculated using the following equation:
(1)
The reset delay time is determined by the time it takes an on-chip precision 220-nA current source to charge the
external capacitor to 1.23 V. When a RESET is asserted, the capacitor is discharged. When the RESET
conditions are cleared, the internal current source is enabled and begins to charge the external capacitor. When
the voltage on this capacitor reaches 1.23 V, RESET is deasserted. Note that a low-leakage type capacitor such
as a ceramic should be used and that stray capacitance around this pin may cause errors in the reset delay time.
Immunity to SENSE Pin Voltage Transients
The TPS3808 is relatively immune to short negative transients on the SENSE pin. Sensitivity to transients is
dependent on threshold overdrive, as shown in the Maximum Transient Duration at Sense vs Sense Threshold
Overdrive Voltage graph (Figure 5) in the Typical Characteristics section.
Figure 12. Configuration Used to Set the RESET Delay Time
Copyright © 2007–2012, Texas Instruments Incorporated 9